



# TFA9812

## BTL stereo Class-D audio amplifier with I<sup>2</sup>S input

Rev. 02 — 22 January 2009

Preliminary data sheet

## 1. General description

---

The TFA9812 is a high-efficiency Bridge Tied Load (BTL) stereo Class-D audio amplifier with a digital I<sup>2</sup>S audio input. It is available in a HVQFN48 package with exposed die paddle. The exposed die paddle technology enhances the thermal and electrical performances of the device.

The TFA9812 features digital sound processing and audio power amplification. It supports I<sup>2</sup>C control mode and Legacy mode. In Legacy mode I<sup>2</sup>C involvement is not needed because the key features are controlled by hardware pin connections.

A continuous time output power of  $2 \times 12 \text{ W}$  ( $R_L = 8 \Omega$ ,  $V_{DDP} = 15 \text{ V}$ ) is supported without an external heat sink. Due to the implementation of a programmable thermal foldback even for high supply voltages, higher ambient temperatures, and/or lower load impedances, the device operates without sound interrupting behavior.

TFA9812 is designed in such a way that it starts up easily (no special power-up sequence required). It features various soft and hard impact protection mechanisms to ensure an application that is both user friendly and robust.

A modulation technique is applied for the TFA9812, which supports common mode choke approach (1 common mode choke only per BTL amplifier stage). This minimizes the number of external components.

## 2. Features

---

### 2.1 General features

- 3.3 V and 8 V to 20 V external power supply
- High efficiency and low power dissipation
- Speaker outputs fully short circuit proof across load, to supply lines and ground
- Pop noise free at power-up/power-down and sample rate switching
- Low power Sleep mode
- Overvoltage and undervoltage protection on the 8 V to 20 V power supply
- Undervoltage protection on the 3.3 V power supply
- Overcurrent protection (no audible interruptions)
- Overdissipation protection
- Thermally protected and programmable thermal foldback
- Clock error protection
- I<sup>2</sup>C mode control or Legacy mode (i.e. no I<sup>2</sup>C) control
- Four different I<sup>2</sup>C addresses supported
- Internal Phase-Locked Loop (PLL) without using external components



- No high system clock required (PLL is able to lock on BCK)
- No external heat sink required
- 5 V tolerant digital inputs
- Supports dual coil inductor application
- Easy application and limited external components required

## 2.2 DSP features

- Digital parametric 10-band equalizer
- Digital volume control per channel
- Selectable +24 dB gain boost
- Analog interface to digital volume control in Legacy mode
- Digital clip level control
- Soft and hard mute
- Thermal foldback threshold temperature control
- De-emphasis
- Output power limiting control
- Polarity switch
- Four Pulse Width Modulation (PWM) switching frequency settings

## 2.3 Audio data input interface format support

- Master or slave Master Clock (MCLK), Bit Clock (BCK) and Word Select (WS) signals
- Philips I<sup>2</sup>S, standard I<sup>2</sup>S
- Japanese I<sup>2</sup>S, Most Significant Bit (MSB) justified
- Sony I<sup>2</sup>S, Least Significant Bit (LSB) justified
- Sample rates from 8 kHz to 192 kHz

## 3. Applications

---

- Digital-in Class-D audio amplifier applications
- CRT and flat-panel television sets
- Flat-panel monitors
- Multimedia systems
- Wireless speakers
- Docking stations for MP3 players

4. Quick reference data

**Table 1. Quick reference table**

Unless specified otherwise,  $V_{DDA} = V_{DDP} = 12\text{ V}$ ,  $V_{SSP1} = V_{SSP2} = 0\text{ V}$ ,  $V_{DDA(3V3)} = V_{DDD(3V3)} = 3.3\text{ V}$ ,  $V_{SS1} = V_{SS2} = REFD = REFA = 0\text{ V}$ ,  $T_{amb} = 25\text{ °C}$ ,  $R_L = 8\text{ }\Omega$ ,  $f_i = 1\text{ kHz}$ ,  $f_s = 44.1\text{ kHz}$ ,  $f_{sw} = 400\text{ kHz}$ , 24-bit I<sup>2</sup>S input data, MCLK clock mode, typical application diagram (Figure 13).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>General</b>						
$V_{DDA}$	analog supply voltage		8	12	20	V
$V_{DDP}$	power supply voltage		8	12	20	V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)		3.0	3.3	3.6	V
$V_{DDD(3V3)}$	digital supply voltage (3.3 V)		3.0	3.3	3.6	V
$I_P$	supply current	soft mute mode, with load, filter and snubbers connected	[1] -	38	45	mA
		sleep mode	[1] -	160	270	$\mu\text{A}$
$I_{DDA(3V3)}$	analog supply current (3.3 V)	operating mode				
		I <sup>2</sup> S slave mode	-	2	4	mA
		I <sup>2</sup> S master mode	-	4	6	mA
		sleep mode				
		$V_{DDA} = V_{DDP} = 12\text{ V}$	-	120	-	$\mu\text{A}$
$V_{DDA} = V_{DDP} = 1\text{ V}$	-	40	70	$\mu\text{A}$		
$I_{DDD(3V3)}$	digital supply current (3.3 V)	operating mode				
		I <sup>2</sup> S slave mode	-	15	25	mA
		I <sup>2</sup> S master mode	-	25	40	mA
		sleep mode; DATA = WS = BCK = MCLK = 0 V	-	4	30	$\mu\text{A}$
$P_{O(RMS)}$	RMS output power	Continuous time output power per channel; THD = 10 %; $R_L = 8\text{ }\Omega$				
		$V_{DDA} = V_{DDP} = 12\text{ V}$	-	8.3	-	W
		$V_{DDA} = V_{DDP} = 13.5\text{ V}$	-	10	-	W
		$V_{DDA} = V_{DDP} = 15\text{ V}$	-	12	-	W
		Short time ( $\leq 10\text{ s}$ ) output power per channel; THD = 10 %; $R_L = 8\text{ }\Omega$				
$V_{DDA} = V_{DDP} = 17\text{ V}$	-	15	-	W		
$\eta_{po}$	output power efficiency	$R_L = 8\text{ }\Omega$ ; $P_{O(RMS)} = 8.3\text{ W}$	-	88	-	%

[1]  $I_P$  is the current through the analog supply voltage ( $V_{DDA}$ ) pin added to the current through the power supply voltage ( $V_{DDP}$ ) pin.

## 5. Ordering information

Table 2. Ordering information

Type number	Package		Version
	Name	Description	
TFA9812HN	HVQFN48	plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 × 7 × 0.85 mm	SOT619-8

## 6. Block diagram




Fig 1. TFA9812 block diagram

Figure 1 shows the block diagram of the TFA9812. For a detailed description of the audio signal path see Section 8.1.

## 7. Pinning information

### 7.1 Pinning




Fig 2. Pin configuration, transparent top view

Table 3. Pinning description TFA9812

Pin	Symbol	Type	Description
1	XTALIN	I	Crystal oscillator input
2	XTALOUT	O	Crystal oscillator output
3	V <sub>DDA</sub> (3V3)	P	Analog supply voltage (3.3 V)
4	STABA	O	1.8 V analog stabilizer output
5	REFA	P	Analog reference voltage
6	V <sub>DDA</sub>	P	Analog supply voltage (8 V to 20 V)
7	TEST1	I	Test signal input 1. For test purposes only (connect to V <sub>SS</sub> )
8	V <sub>SS1</sub>	P	PCB ground reference
9	STAB2	O	Decoupling of internal 11 V regulator for channel 2 drivers
10	V <sub>SSP2</sub>	P	Negative power supply voltage for channel 1 and channel 2
11	V <sub>SSP2</sub>	P	Negative power supply voltage for channel 1 and channel 2
12	BOOT2N	O	Bootstrap high-side driver negative PWM output channel 2
13	OUT2N	O	Negative PWM output channel 2

Table 3. Pinning description TFA9812 ...continued

Pin	Symbol	Type	Description
14	OUT2N	O	Negative PWM output channel 2
15	BOOT1P	O	Bootstrap high-side driver positive PWM output channel 1
16	OUT1P	O	Positive PWM output channel 1
17	OUT1P	O	Positive PWM output channel 1
18	V <sub>DDP</sub>	P	Positive power supply voltage (8 V to 20 V)
19	V <sub>DDP</sub>	P	Positive power supply voltage (8 V to 20 V)
20	OUT2P	O	Positive PWM output channel 2
21	OUT2P	O	Positive PWM output channel 2
22	BOOT2P	O	Bootstrap high-side driver positive PWM output channel 2
23	OUT1N	O	Negative PWM output channel 1
24	OUT1N	O	Negative PWM output channel 1
25	BOOT1N	O	Bootstrap high-side driver negative PWM output channel 1
26	V <sub>SSP1</sub>	P	Negative power supply voltage for channel 1 and channel 2
27	V <sub>SSP1</sub>	P	Negative power supply voltage for channel 1 and channel 2
28	STAB1	O	Decoupling of internal 11 V regulator for channel 1 drivers
29	DIAG	O	Fault mode indication output (open-drain pin)
30	CDELAY	I	Timing reference
31	POWERUP	I	Power-up pin to switch between Sleep and other operational modes
32	AVOL	I	Analog volume control (Legacy mode)
33	ENABLE	I	Enable input to switch between 3-state and other operational modes
34	GAIN	I	Gain selection input to select between 0 dB and +24 dB gain (Legacy mode)
35	CSEL	I	Control selection input to select between Legacy mode (no I <sup>2</sup> C bus control) and I <sup>2</sup> C bus control
36	ADSEL2/PLIM2	I	Address selection in I <sup>2</sup> C mode input 2, power limiter selection input 2 in Legacy mode
37	ADSEL1/PLIM1	I	Address selection in I <sup>2</sup> C mode input 1, power limiter selection input 1 in Legacy mode
38	SCL/SFOR	I	I <sup>2</sup> C bus clock input in I <sup>2</sup> C mode, I <sup>2</sup> S serial data format selection input in Legacy mode
39	SDA/MS	I/O	I <sup>2</sup> C bus data input and output in I <sup>2</sup> C mode, master/slave selection input in Legacy mode
40	V <sub>DDD(3V3)</sub>	P	Digital supply voltage (3.3 V)
41	STABD	O	1.8 V digital stabilizer output
42	REFD	P	Digital reference voltage
43	TEST2	I	Test signal input 2; for test purposes only (connect to V <sub>SS</sub> )
44	DATA	I	I <sup>2</sup> S bus data input
45	WS	I/O	I <sup>2</sup> S bus word select input (I <sup>2</sup> S slave mode) or output (I <sup>2</sup> S master mode)
46	BCK	I/O	I <sup>2</sup> S bus bit clock input (I <sup>2</sup> S slave mode) or output (I <sup>2</sup> S master mode)

**Table 3.** Pinning description TFA9812 ...continued

Pin	Symbol	Type	Description
47	MCLK	I/O	Master clock input (I <sup>2</sup> S slave mode) or output (I <sup>2</sup> S master mode)
48	V <sub>SS2</sub>	P	PCB ground reference
Exposed die-paddle	-	P	PCB ground reference

## 8. Functional description

### 8.1 General

The TFA9812 is a high-efficiency stereo BTL Class-D amplifier with a digital I<sup>2</sup>S audio input. It supports all commonly used I<sup>2</sup>S formats.

[Figure 1](#) shows the functional block diagram, which includes the key function blocks of the TFA9812. In the digital domain the audio signal is processed and converted to a pulse width modulated signal using BD modulation. A BTL configured power comparator carries out power amplification.

The audio signal processing path is as follows:

1. The Digital Audio Input (DAI) block translates the I<sup>2</sup>S (-like) input signal into a standard internal stereo audio stream.
2. The 10-band parametric equalizer can optionally equalize the stereo audio stream. Both channels have separate equalization streams. It can be used for speaker transfer curve compensation to optimize the audio performance of applied speakers.
3. Volume control in the TFA9812 is done by attenuation. The attenuation depends on the volume control settings and the thermal foldback value. Soft mute is also arranged at this part. In Legacy mode the volume control is done by an on-board Analog-to-Digital Converter (ADC) which measures the analog voltage on pin 32.
4. The interpolation filter interpolates from 1 fs to the PWM controller sample rate (2048 fs at 44.1 kHz) by cascading FIR filters.
5. The gain block can boost the signal with 0 dB or +24 dB. Four specific gain settings are also provided in this block. These specific gain settings are related to maximum clip levels of < 0.5 %, 10 %, 20 % or 30 % THD at the TFA9812 output. These maximum clip levels are only valid with the gain boost set to 0 dB and a 0 dBFS input signal.
6. The power limiter limits the maximum output signal of the TFA9812. The power limiter settings are 0 dB, -1.5 dB, -3 dB, and -4.5 dB. This function can be used to reduce the maximum output power delivered to the speakers at a fixed supply voltage and speaker impedance.
7. The PWM controller block transforms the audio signal into a BD-modulated PWM signal. The BD-modulation provides a high signal-to-noise performance and eliminates clock jitter noise.
8. Via four differential comparators the PWM signals are amplified by two BTL power output stages. By default the left audio signal is connected to channel 1 and the right audio signal to channel 2.



The block control defines the operational control settings of the TFA9812 in line with the actual I<sup>2</sup>C settings and the pin-controlled settings.

The PLL block creates the system clock and can take the I<sup>2</sup>S BCK, the MCLK or an external crystal as reference source.

The following protections are built into the TFA9812:

- Thermal Foldback (TF)
- OverTemperature Protection (OTP)
- OverCurrent Protection (OCP)
- OverVoltage Protection (OVP)
- UnderVoltage Protection (UVP)
- Window Protection (WP)
- Lock Protection (LP)
- UnderFrequency Protection (UFP)
- OverFrequency Protection (OFP)
- Invalid BCK Protection (IBP)
- DC-blocking
- ElectroStatic Discharge (ESD)

## 8.2 Functional modes

### 8.2.1 Control modes

The two control modes of the TFA9812 are I<sup>2</sup>C and legacy.

- In I<sup>2</sup>C mode the I<sup>2</sup>C format control is enabled.
- In Legacy mode a pin-based subset of the control options is available. The control settings for features which are not available in Legacy mode are set to the default I<sup>2</sup>C register settings.

The control mode is selected via pin CSEL as shown in [Table 4](#).

**Table 4. Control mode selection**

CSEL Pin value	Control mode
0	Legacy (no I <sup>2</sup> C)
1	I <sup>2</sup> C

In the functional descriptions below the control for the various functions will be described for each control mode. [Section 9.6](#) summarizes the support given by each control mode for the various TFA9812 functions.

### 8.2.2 Key operating modes

There are six key operating modes:

- In **Sleep** mode the voltage supplies are present, but power consumption for the whole device is reduced to the minimum level. The output stages in Sleep mode are 3-state and I<sup>2</sup>C communication is disabled.

- In **Soft mute** mode the I<sup>2</sup>S input signal is overruled with a soft mute.
  - In Legacy control mode the analog input pin AVOL controls Soft mute mode.
  - In I<sup>2</sup>C control mode I<sup>2</sup>C control can be used to enable an automatic soft mute function. See also [Section 8.5.3](#).
- In **Hard mute** mode the PWM controller is overruled with a 50 % duty cycle square pulse. The Hard mute mode is only available in I<sup>2</sup>C control mode.
- In **Operating** mode the TFA9812 amplifies the I<sup>2</sup>S audio input signal in line with the actual control setting.
- In **3-state** mode the output stages are switched off.
- **Fault** mode is entered when a fault condition is detected by one or more of the protection mechanisms implemented in the TFA9812. In Fault mode the actual device configuration depends on the fault detected: see [Section 8.7](#) for more information. Fault mode is for a subset of the faults flagged on the DIAG output pin. When the DIAG pin is flagged the output stages will be forced to enter 3-state mode. In Sleep mode the DIAG pin will not flag fault modes.

**Table 5. Operational mode selection**

Pin:				DIAG Output	Operational mode selected:
POWERUP	ENABLE	CSEL	AVOL		
0	-	-	-	floating	Sleep mode
1	-	-	-	0 / floating	Fault mode (enabled by system) <sup>[1]</sup>
1	1	1	-	floating	Soft mute mode (in I <sup>2</sup> C control mode) <sup>[2]</sup>
1	1	0	< 0.8 V	floating	Soft mute (in Legacy control mode)
1	0	-	-	floating	3-state mode
1	1	-	-	floating	Operational mode

[1] Clacking faults do not trigger DIAG output.

[2] Under these conditions soft mute still has to be enabled by the appropriate I<sup>2</sup>C setting.

### 8.2.3 I<sup>2</sup>S master/slave modes and MCLK/BCK clock modes

The I<sup>2</sup>S interface can be set in master or in slave.

- In **I<sup>2</sup>S master** mode the PLL locks to the output signal of the internal crystal oscillator circuit which uses an external crystal. The BCK, WS and MCLK signals are generated by the TFA9812. On the MCLK pin the TFA9812 delivers a master clock running at the crystal frequency.
- In **I<sup>2</sup>S slave** mode the PLL can lock to:
  - The external MCLK signal on the MCLK pin called **MCLK clock** mode.
  - The I<sup>2</sup>S input BCK signal on the BCK pin called **BCK clock** mode.

The I<sup>2</sup>S master or slave mode can be selected:

- In I<sup>2</sup>C control mode by selecting the right I<sup>2</sup>C setting.
- In legacy control mode by selecting the right setting on the SDA/MS pin.

**Table 6. I<sup>2</sup>S master/slave mode selection**

Pin value	Clock mode		I <sup>2</sup> S mode
CSEL	SDA/MS		
0	0	legacy	slave
0	1	legacy	master
1	-	I <sup>2</sup> C	slave or master <sup>[1]</sup>

[1] Under these conditions the mode is enabled by the appropriate I<sup>2</sup>C setting.

In I<sup>2</sup>S slave mode selection between BCK and MCLK clock modes is automatic.

MCLK clock mode is given higher priority than BCK. If the MCLK clock is judged valid by the protection circuit then MCLK clock mode is enabled. BCK clock mode is enabled when the MCLK clock is invalid (e.g. not available) and the BCK clock is judged valid by the protection circuit (see [Section 8.7.11](#)).

[Table 7](#) shows the supported crystal frequencies in I<sup>2</sup>S master mode.

[Table 8](#) shows the supported MCLK frequencies in MCLK mode (I<sup>2</sup>S slave mode).

[Table 9](#) shows the supported BCK frequencies in BCK mode (I<sup>2</sup>S slave mode).

**Table 7. Valid crystal frequencies in I<sup>2</sup>S master mode**

Control mode	f <sub>s</sub> (kHz)	Crystal frequency (MHz)
I <sup>2</sup> C	8, 16, 32, 64, 128	8.192
	11.025, 22.05, 44.1, 88.2, 176.4	11.2896
	12, 24, 48, 96, 192	12.288
Legacy	32	8.192
	44.1	11.2896
	48	12.288

**Table 8. Valid MCLK frequencies in I<sup>2</sup>S slave mode**

Control mode	f <sub>s</sub> (kHz)	MCLK frequency (MHz)
I <sup>2</sup> C	8, 16, 32, 64, 128	8.192
		12.288
	32	18.432 (576 f <sub>s</sub> )
	11.025, 22.05, 44.1, 88.2, 176.4	11.2896
		16.9344
	44.1	25.4016 (576 f <sub>s</sub> )
	12, 24, 48, 96, 192	12.288
		18.432
	48	27.648 (576 f <sub>s</sub> )

Table 8. Valid MCLK frequencies in I<sup>2</sup>S slave mode

Control mode	f <sub>s</sub> (kHz)	MCLK frequency (MHz)
Legacy	32	8.192
		12.288
		18.432 (576 f <sub>s</sub> )
	44.1	11.2896
		16.9344
		25.4016 (576 f <sub>s</sub> )
	48	12.288
		18.432
		27.648 (576 f <sub>s</sub> )

Table 9. Valid BCK frequencies in I<sup>2</sup>S slave mode

Control mode	f <sub>s</sub> (kHz)	BCK (x f <sub>s</sub> input)
I <sup>2</sup> C	8 to 192 <sup>[1]</sup>	32 f <sub>s</sub>
	8 to 192 <sup>[1]</sup>	48 f <sub>s</sub>
	8 to 192 <sup>[1]</sup>	64 f <sub>s</sub>
Legacy	32, 44.1, 48	32 f <sub>s</sub>
	32, 44.1, 48	48 f <sub>s</sub>
	32, 44.1, 48	64 f <sub>s</sub>

[1] The valid sample frequencies are shown in [Section 9.5.7](#).

### 8.3 Power-up/power-down




Fig 3. Power-up/power-down timing

#### 8.3.1 Power-up

Figure 3 and Table 10 describe the power-up timing while Table 11 shows the pin control for initiating a power-up reset.

Table 10. Power-up/power-down timing

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{wake}$	wake-up time	I <sup>2</sup> C control	-	4	-	ms
$t_{d(on)}$	turn-on delay time	-	70	-	135	ms
$t_{d(mute\_off)}$	mute off delay time	-	-	-	$128/f_s$	s
$t_{d(soft\_mute)}$	Soft mute delay time	I <sup>2</sup> C control	-	-	$128/f_s$	s
		legacy control <sup>[1]</sup>	-	15	-	ms

[1] Mute in Legacy mode is controlled by AVOL pin.

In I<sup>2</sup>C control mode communication is enabled after 4 ms. The preferred I<sup>2</sup>C settings can be made within 66 ms before the PLL starts running. Finally, the output stages are enabled and the audio level is increased via a demute sequence if mute has previously been disabled.

**Remark:** In I<sup>2</sup>C mode soft mute is enabled by default. It can be disabled at any time while I<sup>2</sup>C communication is valid. In order to prevent audio clicks volume control (default setting is 0 dB) should be set before soft mute is disabled.

**Remark:** For a proper start-up in I<sup>2</sup>S master mode and I<sup>2</sup>C mode the following sequence should be followed:

1. The I<sup>2</sup>S master setting should be set and keep the default sample rate setting active.
2. Next, another sample rate setting than the default one should be selected.
3. Finally, when the default sample rate is used the default sample rate setting should be selected again.

### 8.3.2 Power-down

Figure 3 includes the power-down timing while Table 11 shows the pin control for enabling power-down.

**Table 11. Power-up/power-down selection**

Power-up pin value	Description
0	Power-down (Sleep mode)
1	Power-up

Putting the TFA9812 into power-down is equivalent to enabling Sleep mode (see Section 8.2.2). This mode is entered immediately and no additional clock cycles are required.

In order to prevent audible clicks, soft mute should be enabled at least T<sub>d(soft\_mute)</sub> seconds before enabling Sleep mode.

The specified low current and power conditions in Table 1 are valid within 10 μs after enabling Sleep mode.

## 8.4 Digital audio data input

### 8.4.1 Digital audio data format support

The TFA9812 supports a commonly used range of I<sup>2</sup>S and I<sup>2</sup>S-like digital audio data input formats. These are listed in Table 12.

**Table 12. Supported digital audio data formats**

BCK frequency	Interface format (MSB first)	Supported in I <sup>2</sup> C control mode	Supported in Legacy control mode
32 f <sub>s</sub>	I <sup>2</sup> S up to 16-bit data	yes	yes
32 f <sub>s</sub>	MSB-justified 16-bit data	yes	yes
32 f <sub>s</sub>	LSB-justified 16-bit data	yes	yes
48 f <sub>s</sub>	I <sup>2</sup> S up to 24-bit data	yes	yes
48 f <sub>s</sub>	MSB-justified up to 24-bit data	yes	yes

Table 12. Supported digital audio data formats

BCK frequency	Interface format (MSB first)	Supported in I <sup>2</sup> C control mode	Supported in Legacy control mode
48 f <sub>s</sub>	LSB-justified 16-bit data	yes	no
48 f <sub>s</sub>	LSB-justified 18-bit data	yes	no
48 f <sub>s</sub>	LSB-justified 20-bit data	yes	no
48 f <sub>s</sub>	LSB-justified 24-bit data	yes	yes
64 f <sub>s</sub>	I <sup>2</sup> S up to 24-bit data	yes	yes
64 f <sub>s</sub>	MSB-justified up to 24-bit data	yes	yes
64 f <sub>s</sub>	LSB-justified 16-bit data	yes	no
64 f <sub>s</sub>	LSB-justified 18-bit data	yes	no
64 f <sub>s</sub>	LSB-justified 20-bit data	yes	no
64 f <sub>s</sub>	LSB-justified 24-bit data	yes	no

**Remark:** Only MSB-first formats are supported.




Fig 4. Serial interface input and output formats

In I<sup>2</sup>C control mode the following sample frequency  $f_s$  can be used: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 64 kHz, 88.2 kHz, 96 kHz, 128 kHz, 176.4 kHz or 192 kHz. The I<sup>2</sup>C control for  $f_s$  selection can be found in [Section 9.5.7](#).

In Legacy control mode the following sample frequencies ( $f_s$ ) can be used: 32 kHz, 44.1 kHz or 48 kHz.

### 8.4.2 Digital audio data format control

The BCK-to-WS and MCLK-to-WS frequency ratios are automatically detected, so no control settings need to be configured for these.

In I<sup>2</sup>C control mode all the formats listed in [Table 12](#) are supported. The appropriate I<sup>2</sup>C controls for selecting the supported formats can be found in [Section 9](#). In the Legacy control mode only a subset of the supported formats can be used. These are shown in [Table 12](#) and the required pin control is given in [Table 13](#).

See [Section 8.2.1](#) for details of how to enable Legacy control mode.

**Table 13. Digital audio data format selection in Legacy control mode**

SCL/SFOR pin value	Interface formats (MSB-first)
0	I <sup>2</sup> S
1	MSB-justified

## 8.5 Digital signal-processing features

### 8.5.1 Equalizer

#### 8.5.1.1 Equalizer options

The equalizer function can be bypassed and the equalizer can be configured to either a 5-band or 10-band function. These settings are for both audio channels simultaneously.

There are 20 bands in the equalizer. These are distributed as follows:

- Bands A1 to A5 are bands 1 to 5 of output 1 (used in 5-band and 10-band configuration).
- Bands B1 to B5 are bands 1 to 5 of output 2 (used in 5-band and 10-band configuration).
- Bands C1 to C5 are bands 6 to 10 of output 1 (used in 10-band configuration only).
- Bands D1 to D5 are bands 6 to 10 of output 2 (used in 10-band configuration only).

In I<sup>2</sup>C control mode each band can be configured separately using I<sup>2</sup>C register settings.

In Legacy control mode the equalizer is bypassed.

#### 8.5.1.2 Equalizer band function

The shape of each parametric equalizer band is determined by the three filter parameters:

- (Relative) center frequency  $\omega = 2\pi(f_c/f_s)$ .
- Quality factor Q.
- Gain factor G.




In the above equation  $f_c$  is the center frequency and  $f_s$  is the sample frequency.

The definition of the quality factor is the center frequency divided by the 3 dB bandwidth, see [Equation 1](#). In parametric equalizers this is only valid when the gain is set very small (-30 dB).

$$Q = \frac{f_c}{f_2 - f_1}; \quad \begin{aligned} f_1: & \quad 20^{10} \log\left(\frac{A_{f_1}}{A_{f_c}}\right) = 3\text{dB}, f_c > f_1 \\ f_2: & \quad 20^{10} \log\left(\frac{A_{f_2}}{A_{f_c}}\right) = 3\text{dB}, f_2 > f_c \end{aligned} \tag{1}$$

Each band filter can be programmed to perform a band-suppression ( $G < 1$ ) or a band-amplification ( $G > 1$ ) function around the center frequency.

Each band of the TFA9812 equalizer has a second-order Regalia-Mitra all-pass filter structure. The structure is shown in [Figure 5](#).



**Fig 5. Regalia filter flow-diagram**

The transfer function of this all-pass filter is shown in [Equation 2](#):

$$H(z) = 1/2 \cdot (1 + A(z)) + K_0/2 \cdot (1 - A(z)) \tag{2}$$

$A(z)$  is the second-order filter structure. The transfer function of  $A(z)$  is shown in [Equation 3](#):

$$A(z) = \frac{K_1 + K_2 \cdot (1 + K_1) \cdot Z^{-1} + Z^{-2}}{1 + K_2 \cdot (1 + K_1) \cdot Z^{-1} + K_1 \cdot Z^{-2}} \tag{3}$$

The relationship between the programmable parameters  $K_0$ ,  $K_1$ , and  $K_2$  and the filter parameters  $G$ ,  $\omega$ ,  $Q$  is shown in [Equation 4](#) and [Equation 5](#).

Use [Equation 4](#) to calculate band suppression ( $G < 1$ ) functions.

$$\left. \begin{aligned} K_0 &= G \\ K_1 &= -\cos \omega \\ K_2 &= (2Q \cdot G - \sin \omega) / (2Q \cdot G + \sin \omega) \end{aligned} \right|_{G < 1} \tag{4}$$

Use [Equation 5](#) to calculate band amplification ( $G \geq 1$ ) functions.

$$\left. \begin{aligned} K_0 &= G \\ K_1 &= -\cos \omega \\ K_2 &= (2Q - \sin \omega) / (2Q + \sin \omega) \end{aligned} \right|_{G \geq 1} \tag{5}$$

The ranges of the TFA9812 parametric equalizer settings for each band are:

- The Gain, G is from -30 dB to +12 dB.
- The center frequency, f<sub>c</sub> is from 0.0004 \* f<sub>s</sub> to 0.49 \* f<sub>s</sub>.
- The quality factor Q is from 0.001 to 8.

Using I<sup>2</sup>C control, filter coefficients need to be entered for each filter stage to configure it as desired.

Figure 6, Figure 7 and Figure 8 show some of the possible transfer functions of the equalizer bands. The relations are symmetrical for the suppression and amplification functions. A skewing effect can be observed for the higher frequencies.

Different configurations are available for the same filter transfer function, thus allowing optimum numerical noise performance. The binary filter configuration parameters t<sub>1</sub> and t<sub>2</sub> control the actual configuration and should be chosen according to Equation 6.

$$\begin{aligned} t_1 &= \begin{pmatrix} 0 & \omega \leq \pi/2 \\ 1 & \omega > \pi/2 \end{pmatrix} \\ t_2 &= \begin{pmatrix} 0 & k_2 \geq 0 \\ 1 & k_2 < 0 \end{pmatrix} \end{aligned} \tag{6}$$

A maximum of 12 dB amplification per equalizer stage can be achieved with respect to the input signal. Each band of the equalizer is provided with a -6 dB amplification, so in order to prevent numerical clipping for some filter settings with over 6 dB of amplification, band filters can be scaled by 0 dB or -6 dB. For optimum numerical noise performance steps of -6 dB amplification should be applied to the highest possible sections that are still within scale signal processing safeguards. Band filters can be scaled with the binary parameters listed in Table 14.

**Table 14. Equalizer scale factor coding**

s	scale factor (dB)
0	0
1	-6

**8.5.1.3 Equalizer band control**

For compact representation with positive signed parameters, parameters k<sub>1</sub>' and k<sub>2</sub>' are introduced in Equation 7.

The parameters k<sub>0</sub>, k<sub>1</sub>', k<sub>2</sub>', t<sub>1</sub>, t<sub>2</sub> and s must be combined in two 16-bit control words, word1 and word2, and must fit within the representation given in Table 15. Parameters k<sub>1</sub>' and k<sub>2</sub>' are unsigned floating-point representations in Equation 8.

$$k_1' = \begin{cases} 1 - k_1 & t_1 = 1 \\ 1 + k_1 & t_1 = 0 \end{cases} \tag{7}$$

$$k_2' = \begin{cases} 1 - k_2 & t_2 = 0 \\ 1 + k_2 & t_2 = 1 \end{cases}$$


$$k_x = M \cdot 2^{-E} \Big|_{M < 1} \tag{8}$$

In Equation 8, M is the unsigned mantissa and E the negative signed exponent. For example, in word2 bits [14:8] = [0111 010] represent  $k_2' = (7/2^4) \times 2^{-2} = 1.09375 \cdot 10^{-1}$ .

**Table 15. Equalizer control word construction**

Word	Section	Data
word1	15	t <sub>1</sub>
word1	[14:4]	11 mantissa bits of k <sub>1</sub> '
word1	[3:0]	Four exponent bits of k <sub>1</sub> '
word2	15	t <sub>2</sub>
word2	[14:11]	Four mantissa bits of k <sub>2</sub> '
word2	[10:8]	Three exponents bits of k <sub>2</sub> '
word2	[7:1]	k <sub>0</sub>
word2	0	s

Section 9.5.4 shows the I<sup>2</sup>C address locations of the controls for various bands of the equalizer.



**Fig 6. Transfer functions for several quality factors Q**




Fig 7. Transfer functions for several center frequencies  $f_c$




Fig 8. Transfer functions for several gain factors  $G$

**8.5.2 Digital volume control**

In I<sup>2</sup>C control mode both audio channels have separate digital volume control. In Legacy control mode the volume control of both channels is common and the volume control setting depends on the supply voltage on the pin AVOL (32).

8-bit volume control is available per channel. This is dB-linear down to -124 dB in steps of 0.5 dB. The last step of the volume control is mute.

[Table 16](#) shows the various settings and their related channel suppression:

**Table 16. Volume control channel suppression table**

[7:0] control value (hexadecimal)	Gain (dB)
00	0
01	-0.5
...	steps of 0.5 dB
F7	-123.5
F8	-124
F9	mute

[Section 9](#) shows the I<sup>2</sup>C address locations for the digital gain control for both channels.

In Legacy mode the pin AVOL (32) can be used to control the volume.

Voltage levels of 0.8 V to 2.8 V correspond linearly to control values of 00h (0 dB) to F9h (mute). See [Table 16](#).

An external pull-up resistor connected to the V<sub>DD(3V3)</sub> can be applied to provide a default volume of 0 dB. Pin AVOL has no function in I<sup>2</sup>C mode.

### 8.5.3 Soft mute and mute

Soft mute is available in I<sup>2</sup>C and in Legacy control modes: hard mute can be enabled only in I<sup>2</sup>C control mode.

In I<sup>2</sup>C control mode the soft mute function smoothly reduces the gain setting for both channels to mute level over a duration of 128/f<sub>s</sub> seconds. The smooth shape is implemented as a raised cosine function. Soft demute results in a similar gain increase. This implementation avoids audible pops.

A different soft mute and soft demute function is implemented in Legacy mode. This works via the analog gain control under the control of pin AVOL. The analog volume control input signal is first-order low-pass filtered with a time constant of 10 ms in the digital domain. Suddenly switching on or switching off volume by setting the control voltage to > 2.8 V or < 0.8 V respectively will result in a fading which lasts approximately 15 ms (switching between 0 V and 3.3 V at AVOL).

In Legacy mode the soft demute function that is part of the automatic power-up sequence is similar to the I<sup>2</sup>C mode soft demute function described above. The I<sup>2</sup>C control for the soft and hard mute functions can be found in [Section 9](#).

### 8.5.4 Output signal and word-select polarity control

In I<sup>2</sup>C control mode the TFA9812 can switch the polarity of the stereo output signal. The effect is a 180 degree phase shift of both output signals.

The TFA9812 also has the option of switching the polarity of the WS signal. Without polarity inversion the left audio signal is connected to channel 1 and the right audio signal is connected to channel 2.

The I<sup>2</sup>C control for the polarity switch can be found in [Section 9.5.1](#).

### 8.5.5 Gain boost and clip level control

An additional gain boost of +24 dB can be selected in the TFA9812. In Legacy mode this feature can be selected with the GAIN pin, see [Table 17](#).

**Table 17. GAIN pin functionality**

GAIN pin value	Function
0	0 dB gain
1	+24 dB gain

The I<sup>2</sup>C controls for selecting the +24 dB gain can be found in [Section 9.5.6](#). The GAIN pin has no function In I<sup>2</sup>C mode.

The TFA9812 features also specific gain settings which are related to < 0.5 %, 10 %, 20 % or 30 % clipping at the output of the TFA9812. These clipping values are only valid under the following conditions:

- The volume control is set to 0 dB.
- The gain boost is set to 0 dB.
- A 0 dBFs I<sup>2</sup>S input signal is obtained.

The I<sup>2</sup>C controls for selecting a specific clip level can be found in [Section 9.5.6](#). In Legacy mode the clip level is set to 10 %.

### 8.5.6 Output power limiter

Output power can be limited to three discrete levels with respect to the maximum power. The maximum power output value is determined by the value of the high voltage supply. Clipping levels (see [Section 8.5.5](#)) still apply to the maximum levels of reduced output voltage swings.

In I<sup>2</sup>C control mode the same output power limiting levels can be selected, see [Section 9.5.6](#). In Legacy control mode two pins can be used to select the output power limit level as shown in [Table 18](#).

**Table 18. Legacy mode output power limiter control**

Pin value		Function
ADSEL2/PLIM2	ADSEL1/PLIM1	
0	0	Maximum power
0	1	Maximum power – 1.5 dB
1	0	Maximum power – 3.0 dB
1	1	Maximum power – 4.5 dB

### 8.5.7 PWM control for performance improvement

The PWM switching frequency of the TFA9812 is dependent on:

- The sampling frequency,  $f_s$ .
- The sampling frequency setting,  $f_{s(selected)}$  (see [Section 9.5.7](#)).
- The PWM switching frequency setting,  $f_{sw(selected)}$  (see [Section 9.5.6](#)).

[Equation 9](#) shows the relationship between these settings and the PWM carrier frequency:

$$f_{sw} = \frac{f_s}{f_{s(selected)}} \cdot f_{sw(selected)} \tag{9}$$

The selected PWM switching frequency is 400 kHz by default and can be set to 350 kHz, 700 kHz and 750 kHz in I<sup>2</sup>C control mode. In Legacy mode 400 kHz is the only option and this scales linearly if 32 kHz or 48 kHz is used as  $f_s$ .

**Remark:** The selected sample frequency,  $f_s$  (selected) must be equal to the sample frequency ( $f_s$ ) in I<sup>2</sup>C control mode.

**Remark:** The performance of AM radio reception can sometimes be improved by selecting non-interfering frequencies for the PWM signal.

### 8.6 Class-D amplification

The Class-D power amplification of the PWM signal is carried out in two BTL power stages. The output signal voltage level is determined by the values on the  $V_{DDP}$  pins.

The power amplifiers can be explicitly put into 3-state mode by using the pin ENABLE as shown in [Table 19](#). The ENABLE pin is functional in Legacy mode and in I<sup>2</sup>C mode.

**Table 19. ENABLE pin functionality**

ENABLE pin value	Function
0	Output stages in 3-state mode.
1	Switching enabled <a href="#">[1]</a> .

[1] Can be overruled by a forced 3-state in Sleep or Fault mode.

### 8.7 Protection mechanisms

The TFA9812 has a wide range of protection mechanisms to facilitate optimal and safe application. All of these are active in both I<sup>2</sup>C and Legacy control modes.

The following protections are included in the TFA9812:

- Thermal Foldback (TF)
- OverTemperature Protection (OTP)
- OverCurrent Protection (OCP)
- OverVoltage Protection (OVP)
- UnderVoltage Protection (UVP)
- Window Protection (WP)
- Lock Protection (LP)
- UnderFrequency Protection (UFP)
- OverFrequency Protection (OFP)
- Invalid BCK Protection (IBP)
- DC-blocking
- ESD

The reaction of the device to the different fault conditions differs per protection.

### 8.7.1 Thermal foldback

If the junction temperature of the TFA9812 exceeds the programmable Thermal foldback threshold temperature the gain of the amplifier is decreased gradually to a level where the combination of dissipation (P) and the thermal resistance from junction to ambient ( $R_{th(j-a)}$ ) results in a junction temperature around the threshold temperature.

This means that the device will not completely switch off, but remains operational at lower output power levels. Especially with music output signals this feature enables high peak output power while still operating without any external heat sink other than the printed-circuit board area. If the junction temperature still increases due to external causes, the OTP switches the amplifier to 3-state mode.

Under I<sup>2</sup>C control the Thermal foldback threshold temperature value can be lowered (see [Section 9.5.8](#)): In Legacy control mode the default threshold value of 125 °C is fixed.

### 8.7.2 Overtemperature protection

This is a 'hard' protection to prevent heat damage to the TFA9812. The overtemperature threshold level is the 160 °C junction temperature.

When the threshold temperature is exceeded the output stages are set to 3-state mode. The temperature is then checked at 1 μs intervals and the output stages will operate normally again once the temperature has dropped below the threshold level.

OTP is flagged by a low DIAG pin. The TFA9812 temperature is an I<sup>2</sup>C reading, see [Section 9.5.9](#).

Under normal conditions thermal foldback prevents the overtemperature protection from being triggered.

### 8.7.3 Overcurrent protection

The output current of the power amplifiers is current-limited. When an output stage exceeds a current of 3 A typical, the output stages are set to 3-state mode and after 1 μs the stages will start operating normally again. These interruptions are not audible.

OCP is flagged by a low DIAG pin and by a high DIAG I<sup>2</sup>C status bit, see [Section 9.5.10](#). I<sup>2</sup>C settings remain valid.

### 8.7.4 Overvoltage protection

The supply for the power stages ( $V_{DDA}$ ,  $V_{DDP}$ ) is protected against overvoltage. When a supply voltage exceeds 20 V the device will enter Sleep mode. When the supply voltage has fallen below 20 V again the power-up sequence is started.

OVP is flagged by a low DIAG pin and by a high DIAG I<sup>2</sup>C status bit, see [Section 9.5.10](#). I<sup>2</sup>C settings remain valid.

### 8.7.5 Undervoltage protections

The supplies are protected against undervoltage. When this is detected the device will enter Sleep mode. When the supply voltage has risen to a sufficient level again the power-up sequence is started.

[Table 20](#) shows the UVP trigger levels for the  $V_{DDA}$  and  $V_{DDA(3V3)}$  supplies:



**Table 20. Undervoltage trigger levels**

Pin name	UVP level		DIAG pin (protection active)
	Min	Max	
V <sub>DDA</sub>	≥ 7 V	< 8 V	LOW
V <sub>DDA(3V3)</sub>	≥ 1.6 V	< 3 V	-

**8.7.6 Overdissipation protection**

When the output current of the power amplifiers exceeds a current value of 3 A and the temperature is above 140 °C, overdissipation protection is activated and the device enters Sleep mode. A restart will be initiated automatically when the two overdissipation conditions are both changed to ‘false’.

Overdissipation is flagged by a low DIAG pin and by a high DIAG I<sup>2</sup>C status bit, see [Section 9.5.10](#).

Under normal conditions thermal foldback prevents overdissipation protection from being triggered. I<sup>2</sup>C settings remain valid.

**8.7.7 Window protection**

Window protection is a feature for protecting the device against shorts from the outputs to the ground or supply lines. If during power-up one of the outputs is shorted to V<sub>SSPx</sub> or V<sub>DDP</sub>, power-up does not proceed any further. The trigger levels for these conditions are:

- OUT<sub>xx</sub> > V<sub>DDA</sub> – 1 V, or
- OUT<sub>xx</sub> < REFA + 1 V.

The WP alarm is flagged by a low DIAG pin and by a high DIAG I<sup>2</sup>C status bit, see [Section 9.5.10](#).

**8.7.8 Lock protection**

When the selected clock input source (MCLK, BCK or crystal) stops running, the TFA9812 is able to detect this and set the output stages to 3-state mode. Without this protection peripheral devices in an application might be damaged.

The PLL lock indication is an I<sup>2</sup>C reading and will be ‘false’ in the event of a clock interruption, see [Section 9.5.10](#).

**8.7.9 Underfrequency protection**

UFP sets the output stages to 3-state mode when the clock input source is too low. The PWM switching frequency can become critically low when the clock input source is lower than specified. Without UFP peripheral devices in an application might be damaged.

The status of the UFP is shown in I<sup>2</sup>C reading register, see [Section 9.5.10](#).

**8.7.10 Overfrequency protection**

OFF sets the output stages to 3-state mode when the clock input source is too high. The PWM controller can become unstable when the clock input source is higher than specified. Without OFF peripheral devices in an application might be damaged.

The status of the OFF is shown in I<sup>2</sup>C reading register, see [Section 9.5.10](#).

**8.7.11 Invalid BCK protection**

The BCK clock signal is verified as being at one of the allowed relative frequencies: 32 f<sub>s</sub>, 48 f<sub>s</sub> or 64 f<sub>s</sub>. If it is not at one of these frequencies the TFA9812 will set the output stages to 3-state mode to prevent audible effects.

The MCLK clock signal is also verified as being valid, see [Section 8.2.3](#).

Detection of violation results in an automatic internal overruling of the MCLK assignment to BCK.

**8.7.12 DC blocking**

The TFA9812 features a high pass filter after the I<sup>2</sup>S input to block DC signals. DC values at the output can damage the peripheral devices. The high pass filter is always enabled.

**8.7.13 Overview protections**

[Table 21](#) shows the overview of the protections.

**Table 21. Overview protections**

Protections					
Symbol	Conditions	DIAG pin	I <sup>2</sup> C flag <sup>[1]</sup>	Output	Recovering
TF	programmable max. T <sub>j</sub> > 125 °C	Floating	-	Switching	Automatic, increasing volume control back to volume setting
OTP	T <sub>j</sub> > 160 °C	LOW	DIAG	Floating	Automatic, after 1 μs and T <sub>j</sub> < 160 °C
OCP	I <sub>O</sub> > I <sub>ORM</sub>	LOW	DIAG	Floating	Automatic, after 1 μs and I <sub>O</sub> < I <sub>ORM</sub>
OVP	V <sub>DDA</sub> > 20 V	LOW	DIAG	Floating	Restart (fault to operating when V <sub>DDA</sub> > 8 V and V <sub>DDA(3V3)</sub> > 3 V)
UVP	V <sub>DDA</sub> < 8 V or V <sub>DDA(3V3)</sub> < 3 V	LOW	DIAG	Floating	Restart (fault to operating when V <sub>DDA</sub> > 8 V and V <sub>DDA(3V3)</sub> > 3 V)
ODP	T <sub>j</sub> > 140 °C and I <sub>O</sub> > I <sub>ORM</sub>	LOW	DIAG	Floating	Restart (fault to operating when T <sub>j</sub> < 140 °C or I <sub>O</sub> < I <sub>ORM</sub> )
WP <sup>[2]</sup>	OUTX > V <sub>DDA</sub> - 1 V or OUTX < REFA + 1 V	LOW	DIAG	Floating	Restart (fault to operating when OUTX < V <sub>DDA</sub> - 1 V and OUTX > V <sub>SSA</sub> + 1 V)
LP	PLL out of lock	Floating	LP	Floating	Restart (fault to operating when PLL is in lock)
UFP	PLL frequency < 45 MHz	Floating	UFP	Floating	Restart (fault to operating when PLL frequency > 45 MHz)

Table 21. Overview protections ...continued

Protections					
Symbol	Conditions	DIAG pin	I <sup>2</sup> C flag <sup>[1]</sup>	Output	Recovering
OFFP	PLL frequency > 140 MHz	Floating	OFFP	Floating	Restart (fault to operating when PLL frequency < 140 MHz)
IBP	BCK/WS is not 32 ± 2, 48 ± 2 or 64 ± 2	Floating	-	Floating	Restart (fault to operating when BCK/WS is 32 ± 2, 48 ± 2 or 64 ± 2)

[1] See, [Section 9.5.10](#).

[2] Window Protection is only checked at power-up.

## 9. I<sup>2</sup>C bus interface and register settings

### 9.1 I<sup>2</sup>C bus interface

The TFA9812 supports the 400 kHz I<sup>2</sup>C bus microcontroller interface mode standard. This can be used to control the TFA9812 and to exchange data with it when in I<sup>2</sup>C control mode, see [Section 8.2.1](#).

The TFA9812 can operate in I<sup>2</sup>C slave mode only as slave receiver or a slave transmitter.

The serial hardware interface involves the pins of the TFA9812 as described in [Table 22](#).

Table 22. I<sup>2</sup>C pins in I<sup>2</sup>C control mode

Pin name	Description
SCL/SFOR	I <sup>2</sup> C bus clock input
SDA/MS	I <sup>2</sup> C bus data input and output
ADSEL2/PLIM2	I <sup>2</sup> C bus device address bit A2
ADSEL1/PLIM1	I <sup>2</sup> C bus device address bit A1

Voltage values applied to the I<sup>2</sup>C bus device address pins are interpreted as described in [Table 23](#).

Table 23. I<sup>2</sup>C pin voltages in I<sup>2</sup>C control mode

Logic value	Voltage A2/A1
0	< V <sub>IL</sub>
1	> V <sub>IH</sub>

### 9.2 I<sup>2</sup>C bus TFA9812 device addresses

[Table 24](#) shows the register address options for the TFA9812 as part of the 8-bit byte that contains the device address as well as the bit indicator read/write\_not R/!W. The TFA9812 supports four different addresses, each of which can be configured using the pins ADSEL1/PLIM1 and ADSEL2/PLIM2, see [Table 22](#).

Table 24. I<sup>2</sup>C bus device address

(MSB)	Bit						(LSB)
1	1	0	1	0	A2	A1	R/!W

### 9.3 I<sup>2</sup>C write cycle description

Table 25 shows the cycle required for writing data to the I<sup>2</sup>C registers of the TFA9812. The byte size is 8 bits. The I<sup>2</sup>C registers of the TFA9812 store two data bytes. Data is always written in pairs of two bytes. Data transfer is always MSB first.

The cycle format for writing to the TFA9812 using SDA is as follows:

1. The microcontroller asserts a start condition (S).
2. The microcontroller sends the device address (7 bits) of the TFA9812 followed by the R!/W bit set to 0.
3. The TFA9812 asserts an acknowledge (A).
4. The microcontroller writes the 8-bit TFA9812 register address to which the first data byte will be written.
5. The TFA9812 asserts an acknowledge.
6. The microcontroller sends the first byte. This is the most significant byte of the register.
7. The TFA9812 asserts an acknowledge.
8. The microcontroller sends the second byte.
9. The TFA9812 asserts an acknowledgement.
10. The microcontroller can either assert the stop condition (P) or continue with a further pair of data bytes, repeating step 6. In the latter case the targeted register address will have been auto-increased by the TFA9812.

Table 25. I<sup>2</sup>C write cycle

Start	TFA9812 Address	R!/W		TFA9812 first register address		MS databyte		LS databyte	More data...	Stop
S	11010A <sub>2</sub> A <sub>1</sub>	0	A	ADDR	A	MS1	A	LS1	<....>	P

### 9.4 I<sup>2</sup>C read cycle description

Table 26 shows the cycle required for reading data from the I<sup>2</sup>C registers of the TFA9812. The byte size is 8 bits. The I<sup>2</sup>C registers of the TFA9812 store two data bytes. Data is always read in pairs of two bytes. Data transfer is always MSB-first.

The read cycle format for writing to the TFA9812 using SDA is as follows:

1. The microcontroller asserts a start condition (S).
2. The microcontroller sends the device address (7 bits) of the TFA9812 followed by the R!/W bit set to 0.
3. The TFA9812 asserts an acknowledge (A).
4. The microcontroller writes the 8-bit TFA9812 register address from which the first data byte will be read.
5. The TFA9812 asserts an acknowledge.
6. The microcontroller asserts a repeated start (Sr).
7. The microcontroller resends the device address (7 bits) of the TFA9812 followed by the R!/W bit set to 1.
8. The TFA9812 asserts an acknowledge.

9. The TFA9812 sends the first byte. This is the most significant byte of the register.
10. The microcontroller asserts an acknowledge.
11. The TFA9812 sends the second byte.
12. The microcontroller asserts either an acknowledge or a negative acknowledge (NA).
  - If the microcontroller has asserted an acknowledge, the targeted register address is auto-increased by the TFA9812 and steps 9 to 12 are repeated.
  - If the microcontroller has asserted a negative acknowledge, the TFA9812 frees the I<sup>2</sup>C bus and the microcontroller generates a stop condition (P).

Table 26. I<sup>2</sup>C read cycle

Start	TFA9812 address	R!/W	First register address	TFA9812 address	R!/W	MS data byte	LS data byte	More data...	More data...	Stop	
S	11010A <sub>2</sub> A <sub>1</sub>	0	A ADDR	A Sr	11010A <sub>2</sub> A <sub>1</sub>	1	A MS1	A LS1	<A>	<...>	NA P

### 9.5 Top-level register map

Table 27 describes the assignments of the various register addresses to the functional control or status areas at top level. There are 47 control registers and 2 status registers.

The following subsections give the individual register interpretations and bit level details.

Table 27. Top-level register map

Register address (hex)	Default (hex)	Access	See:	Description
0x00	0x0020; Legacy_mode 0x0021; I <sup>2</sup> C_mode	R/W	<a href="#">Section 9.5.1</a>	Interpolator settings and soft mute
0x01	0x0000	R/W	<a href="#">Section 9.5.2</a>	Volume control
0x02	0x0006	R/W	<a href="#">Section 9.5.3</a>	Format digital in
0x03	0x0002	R/W	<a href="#">Section 9.5.4</a>	Equalizer configuration
0x04	0x0058	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A1 word_1; word_1 for equalizer band A1, see <a href="#">Section 8.5.1.2</a>
0x05	0x4F40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A1 word_2; see <a href="#">Section 8.5.1.2</a>
0x06	0x0058	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B1 word_1
0x07	0x4F40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B1 word_2
0x08	0x0A63	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C1 word_1
0x09	0x4240	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C1 word_2
0x0A	0x0A63	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D1 word_1
0x0B	0x4240	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D1 word_2
0x0C	0x00B7	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A2 word_1
0x0D	0x4E40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A2 word_2
0x0E	0x00B7	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B2 word_1
0x0F	0x4E40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B2 word_2
0x10	0x14A2	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C2 word_1

Table 27. Top-level register map ...continued

Register address (hex)	Default (hex)	Access	See:	Description
0x11	0x7A40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C2 word_2
0x12	0x14A2	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D2 word_1
0x13	0x7A40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D2 word_2
0x14	0x0156	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A3 word_1
0x15	0x4D40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A3 word_2
0x16	0x0156	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B3 word_1
0x17	0x4D40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B3 word_2
0x18	0x2871	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C3 word_1
0x19	0x7140	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C3 word_2
0x1A	0x2871	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D3 word_1
0x1B	0x7140	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D3 word_2
0x1C	0x02A5	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A4 word_1
0x1D	0x4C40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A4 word_2
0x1E	0x02A5	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B4 word_1
0x1F	0x4C40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B4 word_2
0x20	0x4A80	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C4 word_1
0x21	0x5040	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C4 word_2
0x22	0x4A80	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D4 word_1
0x23	0x5040	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D4 word_2
0x24	0x0534	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A5 word_1
0x25	0x4B40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_A5 word_2
0x26	0x0534	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B5 word_1
0x27	0x4B40	R/W	<a href="#">Section 9.5.5</a>	Equalizer_B5 word_2
0x28	0xD961	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C5 word_1
0x29	0x4840	R/W	<a href="#">Section 9.5.5</a>	Equalizer_C5 word_2
0x2A	0xD961	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D5 word_1
0x2B	0x4840	R/W	<a href="#">Section 9.5.5</a>	Equalizer_D5 word_2
0x2C	0x0005	R/W	<a href="#">Section 9.5.6</a>	PWM signal control
0x2D	0x000E	R/W	<a href="#">Section 9.5.7</a>	Digital-in clock configuration
0x2E	0x0000	R/W	<a href="#">Section 9.5.8</a>	Thermal foldback control
0x2F	-	R	<a href="#">Section 9.5.9</a>	TFA9812 temperature
0x30	-	R	<a href="#">Section 9.5.10</a>	Miscellaneous status

Reserved registers or bits will be indicated by RSD.

9.5.1 Interpolator settings and soft mute

Table 28. Register address 00h: miscellaneous I<sup>2</sup>C interpolator settings

<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	RSD	RSD	RSD	RSD	RSD	RSD	RSD	RSD
<b>Default</b>	0	0	0	0	0	0	0	0
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	RSD	INV_POL	ROFF1	ROFF0	FDEMP2	FDEMP1	FDEMP0	S_MUTE
<b>Default</b>	0	0	1	0	0	0	0	1/0

Table 29. Bit description of register 00h: miscellaneous I<sup>2</sup>C interpolator settings

Bit	Symbol	Description
6	INV_POL	Enable polarity inversion: 0 = No polarity inversion (left audio signal connected to channel 1; right signal to channel 2) 1 = Polarity inversion enabled
5 to 4	ROFF[1:0]	Filter roll-off sharpness: 0 = Slow filter roll-off (2 to 8 f <sub>s</sub> ) ≥ stop band > 0.7619 f <sub>s</sub> 1 = Slow filter roll-off (2 to 8 f <sub>s</sub> ) ≥ stop band > 0.7619 f <sub>s</sub> 2 = Fast filter roll-off (2 to 8 f <sub>s</sub> ) ≥ stop band > 0.6094 f <sub>s</sub> 3 = Fast filter roll-off (2 to 8 f <sub>s</sub> ) ≥ stop band > 0.6094 f <sub>s</sub>
3 to 1	FDEMP[2:0]	Digital de-emphasis setting: 0 = No digital de-emphasis 1 = Digital de-emphasis for f <sub>s</sub> = 32 kHz 2 = Digital de-emphasis for f <sub>s</sub> = 44.1 kHz 3 = Digital de-emphasis for f <sub>s</sub> = 48 kHz 4 = Digital de-emphasis for f <sub>s</sub> = 96 kHz 5 to 8 = No digital de-emphasis
0	S_MUTE	Soft mute: 0 = Soft mute disabled using raised cosine (default in Legacy control mode) 1 = Soft mute enabled using raised cosine (default in I <sup>2</sup> C control mode)

9.5.2 Volume control

Table 30. Register address 01h: volume control

<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	VOL_L7	VOL_L6	VOL_L5	VOL_L4	VOL_L3	VOL_L2	VOL_L1	VOL_L0
<b>Default</b>	0	0	0	0	0	0	0	0
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	VOL_R7	VOL_R6	VOL_R5	VOL_R4	VOL_R3	VOL_R2	VOL_R1	VOL_R0
<b>Default</b>	0	0	0	0	0	0	0	0

**Table 31. Bit description of register 00h: miscellaneous I<sup>2</sup>C interpolator settings**

Bit	Symbol	Description
15 to 8	VOL_L[15:8]	See <a href="#">Table 16</a> for suppression levels on left channel as function of data byte setting.
7 to 0	VOL_R[7:0]	See <a href="#">Table 16</a> for suppression levels on right channel as function of data byte setting.

### 9.5.3 Digital input format

**Table 32. Register address 02h: digital input format**

Bit	15	14	13	12	11	10	9	8
Symbol	RSD	RSD	RSD	RSD	RSD	RSD	RSD	RSD
Default	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Symbol	RSD	RSD	RSD	RSD	DI_FOR2	DI_FOR1	DI_FOR0	WS_POL
Default	0	0	0	0	0	1	1	0

**Table 33. Bit description of register 02h: digital input format**

Bit	Symbol	Description
3 to 1	DI_FOR[2:0]	Digital audio input format: 0 = RSD 1 = RSD 2 = MSB-justified data up to 24 bits 3 = I <sup>2</sup> S data up to 24 bits 4 = LSB-justified 16-bit data 5 = LSB-justified 18-bit data 6 = LSB-justified 20-bit data 7 = LSB-justified 24-bit data
0	WS_POL	Enable WS signal polarity inversion: 0 = No WS signal polarity inversion 1 = WS signal polarity inversion enabled

### 9.5.4 Equalizer configuration

**Table 34. Register address 03h: equalizer configuration**

Bit	15	14	13	12	11	10	9	8
Symbol	RSD	RSD	RSD	RSD	RSD	RSD	RSD	RSD
Default	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Symbol	RSD	RSD	RSD	RSD	RSD	RSD	EQ_BP	EQ_BND
Default	0	0	0	0	0	0	1	0



**Table 35. Bit description of register 03h: equalizer configuration**

Bit	Symbol	Description
1	EQ_BP	Equalizer bypass enable: 0 = Equalizer not bypassed 1 = Equalizer bypassed
0	EQ_BND	Equalizer 10-band or 5-band configuration selection: 0 = 10-band equalizer configuration enabled 1 = 5-band equalizer configuration enabled

### 9.5.5 Equalizer settings

**Table 36. Register addresses xxh = 04, 06...2A**

For word1 for equalizer 'yy' see [Figure 9](#)

Bit	15	14	13	12	11	10	9	8
Symbol	Eyy_t <sub>1</sub>	Eyy_k <sub>1m</sub> 10	Eyy_k <sub>1m</sub> 9	Eyy_k <sub>1m</sub> 8	Eyy_k <sub>1m</sub> 7	Eyy_k <sub>1m</sub> 6	Eyy_k <sub>1m</sub> 5	Eyy_k <sub>1m</sub> 4
Default <sup>[1]</sup>	-	-	-	-	-	-	-	-
Bit	7	6	5	4	3	2	1	0
Symbol	Eyy_k <sub>1m</sub> 3	Eyy_k <sub>1m</sub> 2	Eyy_k <sub>1m</sub> 1	Eyy_k <sub>1m</sub> 0	Eyy_k <sub>1e</sub> 3	Eyy_k <sub>1e</sub> 2	Eyy_k <sub>1e</sub> 1	Eyy_k <sub>1e</sub> 0
Default <sup>[1]</sup>	-	-	-	-	-	-	-	-

[1] Default settings are shown in [Table 27](#). The corresponding equalizer configuration is shown in [Table 40](#).

**Table 37. Register addresses xxh = 05, 07...2B**

For word2 for equalizer 'yy' see [Figure 9](#)

Bit	15	14	13	12	11	10	9	8
Symbol	Eyy_t <sub>2</sub>	Eyy_k <sub>2m</sub> 3	Eyy_k <sub>2m</sub> 2	Eyy_k <sub>2m</sub> 1	Eyy_k <sub>2m</sub> 0	Eyy_k <sub>2e</sub> 2	Eyy_k <sub>2e</sub> 1	Eyy_k <sub>2e</sub> 0
Default	-	-	-	-	-	-	-	-
Bit	7	6	5	4	3	2	1	0
Symbol	Eyy_k <sub>0</sub> 6	Eyy_k <sub>0</sub> 5	Eyy_k <sub>0</sub> 4	Eyy_k <sub>0</sub> 3	Eyy_k <sub>0</sub> 2	Eyy_k <sub>0</sub> 1	Eyy_k <sub>0</sub> 0	Eyy_s
Default	-	-	-	-	-	-	-	-

[1] Default settings are shown in [Table 27](#). The corresponding equalizer configuration is shown in [Table 40](#).




Fig 9. Equalizer configuration and register location mapping

Table 38. Bit description of registers xxh = 04, 06...2A

Bit	Symbol	Description
15	Eyy_t <sub>1</sub>	The filter configuration bit t <sub>1</sub> , see <a href="#">Section 8.5.1.2</a> .
14 to 4	Eyy_k1 <sub>m</sub> [10:0]	The 11 mantissa bits of the filter parameter k <sub>1</sub> , see <a href="#">Section 8.5.1.2</a> .
3 to 0	Eyy_k1 <sub>e</sub> [3:0]	The four exponent bits of the filter parameter k <sub>1</sub> , see <a href="#">Section 8.5.1.2</a> .

Table 39. Bit description of registers xxh = 05, 07...2B

Bit	Symbol	Description
15	Eyy_t <sub>2</sub>	The filter configuration bit t <sub>2</sub> , see <a href="#">Section 8.5.1.2</a> .
14 to 11	Eyy_k2 <sub>m</sub> [3:0]	The four mantissa bits of the filter parameter k <sub>2</sub> , see <a href="#">Section 8.5.1.2</a> .
10 to 8	Eyy_k2 <sub>e</sub> [2:0]	The three exponent bits of the filter parameter k <sub>2</sub> , see <a href="#">Section 8.5.1.2</a> .
7 to 1	Eyy_k0[6:0]	The seven bits of the filter gain parameter k <sub>0</sub> , see <a href="#">Section 8.5.1.2</a> .
0	Eyy_s	The filter scale-factor bits, see <a href="#">Section 8.5.1.2</a> : 0 = No scaling applied 1 = -6 dB amplification enabled

**Table 40. Default configuration equalizer for  $f_s = 44.1$  kHz**

Band	A1/B1	A2/B2	A3/B3	A4/B4	A5/B5	C1/D1	C2/D2	C3/D3	C4/D4	C5/D5
Frequency (Hz)	31	63	125	250	500	1000	2000	4000	8000	16000
Q-factor	1	1	1	1	1	1	1	1	1	1
Gain (dB)	0	0	0	0	0	0	0	0	0	0

### 9.5.6 PWM signal control

**Table 41. Register 2Ch: PWM signal control**

Bit	15	14	13	12	11	10	9	8
Symbol	RSD	RSD	RSD	RSD	RSD	RSD	RSD	RSD
Default	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Symbol	RSD	PLIM1	PLIM0	PW_OFF	PW_SF1	PW_SF0	PW_CL1	PW_CL0
Default	0	0	0	0	0	1	0	1

**Table 42. Bit description address 2Ch**

Bit	Symbol	Description
7	GAIN	+24 dB gain boost: 0 = Gain boost 0 dB 1 = Gain boost +24 dB
6 to 5	PLIM[1:0]	Output power limitation: 0 = Maximum power 1 = Maximum power – 1.5 dB 2 = Maximum power – 3.0 dB 3 = Maximum power – 4.5 dB
4	PW_OFF	Hard mute control: 0 = No hard mute 1 = Hard mute enabled, implemented by PWM signal with 50 % duty cycle
3 to 2	PW_SF[1:0]	PWM switching frequency: 0 = 350 kHz 1 = 400 kHz 2 = 700 kHz 3 = 750 kHz
1 to 0	PW_CL[1:0]	PWM clip level: 0 = < 0.5 % THD 1 = 10 % THD 2 = 20 % THD 3 = 30 % THD

9.5.7 Digital-in clock configuration

Table 43. Register 2Dh: digital-in clock configuration

<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	RSD	RSD	RSD	RSD	RSD	RSD	RSD	RSD
<b>Default</b>	0	0	0	0	0	0	0	0
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	RSD	RSD	RSD	FSUB3	FSUB2	FSUB1	FSUB0	DI_MS
<b>Default</b>	0	0	0	0	1	1	1	0

Table 44. Bit description of register 2Dh: digital-in clock configuration

Bit	Symbol	Description
4 to 1	FSUB[3:0]	Sample frequency $f_s$ of digital-in signal: 0 = 8 kHz 1 = 11.025 kHz 2 = 12 kHz 3 = 16 kHz 4 = 22.05 kHz 5 = 24 kHz 6 = 32 kHz 7 = 44.1 kHz 8 = 48 kHz 9 = 64 kHz 10 = 88.2 kHz 11 = 96 kHz 12 = 128 kHz 13 = 176.4 kHz 14 = 192 kHz 15 = RSD
0	DI_MS	TFA9812 digital-in Master/Slave mode selection: 0 = Slave mode 1 = Master mode

9.5.8 Thermal foldback control

Table 45. Register 2Eh: thermal foldback control

<b>Bit</b>	<b>15</b>	<b>14</b>	<b>13</b>	<b>12</b>	<b>11</b>	<b>10</b>	<b>9</b>	<b>8</b>
<b>Symbol</b>	RSD	RSD	RSD	RSD	RSD	RSD	TP_THR9	TP_THR8
<b>Default</b>	0	0	0	0	0	0	0	0
<b>Bit</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Symbol</b>	TP_THR7	TP_THR6	TP_THR5	TP_THR4	TP_THR3	TP_THR2	TP_THR1	TP_THR0
<b>Default</b>	0	0	0	0	0	0	0	0

**Table 46. Bit description of register 2Dh: digital-in clock configuration**

Bit	Symbol	Description
9 to 0	TP_THR[9:0]	Reduction on the maximum temperature of 125 °C. The reduction can be calculated by: $\text{reduction} = \text{INTEGER} \frac{(\text{TP\_THR}[9:0])}{2.4552} \text{ in } ^\circ\text{C}$

**9.5.9 TFA9812 temperature**

**Table 47. Register 2Fh: TFA9812 temperature**

Bit	15	14	13	12	11	10	9	8
Symbol	RSD	RSD	RSD	RSD	RSD	RSD	TEMP9	TEMP8
Default	-	-	-	-	-	-	-	-
Bit	7	6	5	4	3	2	1	0
Symbol	TEMP7	TEMP6	TEMP5	TEMP4	TEMP3	TEMP2	TEMP1	TEMP0
Default	-	-	-	-	-	-	-	-

**Table 48. Bit description of register 2Dh: digital-in clock configuration**

Bit	Symbol	Description
9 to 0	TEMP[9:0]	Temperature of the TFA9812, which can be calculated in °C using: $\text{Temp TFA9812} = (1023 - \text{TEMP}[9:0]) / 2.4552$

**9.5.10 Miscellaneous status**

**Table 49. Register 30h: miscellaneous status**

Bit	15	14	13	12	11	10	9	8
Symbol	RSD	RSD	RSD	RSD	RSD	RSD	RSD	RSD
Default	-	-	-	-	-	-	-	-
Bit	7	6	5	4	3	2	1	0
Symbol	RSD	OFF	UFP	UVP1V8	UVP3V3	DIAG	LP	MUTE
Default	-	-	-	-	-	-	-	-

**Table 50. Bit description of register 30h: miscellaneous status**

Bit	Symbol	Description
6	OFF	PLL frequency-over-range indicator: 0 = PLL frequency in supported range 1 = PLL frequency exceeds highest supported frequency value
5	UFP	PLL frequency under-range indicator: 0 = PLL frequency in supported range 1 = PLL frequency below lowest supported frequency value
4	UVP1V8	Undervoltage detector for pins 4 and 41: 0 = No UVP has been detected 1 = A UVP has been detected since the last read-out of the register

**Table 50. Bit description of register 30h: miscellaneous status ...continued**

Bit	Symbol	Description
3	UVP3V3	Undervoltage detector for pins 3 and 40: 0 = No UVP has been detected 1 = A UVP has been detected since the last read-out of the register
2	DIAG	Diagnostic pin flagging status <sup>[1]</sup> : 0 = Diagnostic pin has not been flagged low 1 = Diagnostic pin has been flagged low since the last read-out of the register
1	LP	PLL lock protection indicator: 0 = PLL is in locked status 1 = PLL is not in locked status
0	MUTE	Soft mute status: 0 = No soft-mute or soft mute/demute in progress 1 = Audio signal muted as result of a soft mute

[1] The diagnostic pin 30 DIAG is flagged when several protection mechanisms have been active, see [Section 8.7](#).

## 9.6 Overview of functional control in each control mode

[Table 51](#) shows the control level supported by either I<sup>2</sup>C or Legacy control mode for all functions described in [Section 9](#). It summarizes the information provided in the detailed description of each function.

**Table 51. Functional control support in I<sup>2</sup>C and Legacy control modes**

*D = fixed control setting, determined by default I<sup>2</sup>C register setting; N = not supported; Y = fully supported (i.e. all options implemented in the TFA9812).*

Control function	Reference	I <sup>2</sup> C mode	Legacy mode
I <sup>2</sup> C register content	<a href="#">Section 9</a>	Y	N/D
Sleep mode enable	<a href="#">Section 8.2.2</a>	Y	Y
Operating mode enable	<a href="#">Section 8.2.2</a>	Y	Y
3-state mode enable	<a href="#">Section 8.2.2</a>	Y	Y
Master/Slave I <sup>2</sup> S	<a href="#">Section 8.2.3</a>	Y	Y
MCLK/BCK master input clock selection	<a href="#">Section 8.2.3</a>	Auto	Auto
Digital audio input format selection	<a href="#">Section 8.4</a>	Y	Subset
Selection f <sub>s</sub> = 8 kHz to 192 kHz	<a href="#">Section 8.4.1</a>	Y	D <sup>[1]</sup>
Equalizer enable and configuration	<a href="#">Section 8.5.1</a>	Y	D <sup>[2]</sup>
Detailed equalizer settings	<a href="#">Section 8.5.1</a>	Y	N
Digital volume control per channel	<a href="#">Section 8.5.2</a>	Y	N
Analog volume control (shared for two channels)	<a href="#">Section 8.5.3</a>	N	Y
De-emphasis for subset of allowed f <sub>s</sub>	<a href="#">Section 8.5.3</a>	Y	N
Soft mute	<a href="#">Section 8.5.3</a>	Y	Y <sup>[3]</sup>
Hard mute	<a href="#">Section 8.5.3</a>	Y	N
Polarity switch enable	<a href="#">Section 8.5.4</a>	Y	N
+24 dB gain boost	<a href="#">Section 8.5.6</a>	Y	Y

**Table 51. Functional control support in I<sup>2</sup>C and Legacy control modes ...continued**

*D = fixed control setting, determined by default I<sup>2</sup>C register setting; N = not supported; Y = fully supported (i.e. all options implemented in the TFA9812).*

Control function	Reference	I <sup>2</sup> C mode	Legacy mode
Clip level control	<a href="#">Section 8.5.5</a>	Y	D <sup>[4]</sup>
Output power limit level control	<a href="#">Section 8.5.6</a>	Y	Y
PWM signal frequency selection	<a href="#">Section 8.5.7</a>	Y	D <sup>[5]</sup>
Thermal foldback threshold temperature control	<a href="#">Section 8.7.1</a>	Y	N

- [1] 32 kHz, 44.1 kHz and 48 kHz supported
- [2] Bypass.
- [3] Special Legacy mode implementation.
- [4] 10 % clip level.
- [5] 400 kHz.

## 10. Internal circuitry

**Table 52. Internal circuitry**

Pin	Symbol	Equivalent circuitry
1 32	XTALIN AVOL	
2	XTALOUT	
3 40	V <sub>DDA</sub> (3V3) V <sub>DDD</sub> (3V3)	

Table 52. Internal circuitry ...continued







Pin	Symbol	Equivalent circuitry
4 41	STABA STABD	 <p style="text-align: right;">010aaa462</p>
5 6	REFA V <sub>DDA</sub>	 <p style="text-align: right;">010aaa463</p>
7	TEST1	 <p style="text-align: right;">010aaa464</p>
9 28	STAB2 STAB1	 <p style="text-align: right;">010aaa465</p>
10/11 18/19 26/27	V <sub>SSP2</sub> V <sub>DDP</sub> V <sub>SSP1</sub>	 <p style="text-align: right;">010aaa466</p>
12 15 22 25	BOOT2N BOOT1P BOOT2P BOOT1N	 <p style="text-align: right;">010aaa467</p>



Table 52. Internal circuitry ...continued









Pin	Symbol	Equivalent circuitry
13/14	OUT2N	 <p>010aaa468</p>
16/17	OUT1P	
20/21	OUT2P	
23/24	OUT1N	
29	DIAG	 <p>010aaa469</p>
30	CDELAY	 <p>010aaa470</p>
31	POWERUP	 <p>010aaa471</p>
33	ENABLE	 <p>010aaa472</p>
34	GAIN	
35	CSEL	
36	ADSEL2/PLIM2	
37	ADSEL1/PLIM1	
43	TEST2	

Table 52. Internal circuitry ...continued

Pin	Symbol	Equivalent circuitry
38	SCL/SFOR	 <p style="text-align: right;">010aaa473</p>
39	SDA/MS	 <p style="text-align: right;">010aaa474</p>
45	WS	 <p style="text-align: right;">010aaa475</p>
46	BCK	
47	MCLK	

## 11. Limiting values

Table 53. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DDA</sub>	analog supply voltage	-V <sub>SS</sub>	[1] -0.3	+24	V
V <sub>DDP</sub>	power supply voltage	-V <sub>SSPx</sub> ; x = 1.2	-0.3	+24	V
V <sub>DDA(3V3)</sub>	analog supply voltage (3.3 V)	-V <sub>SS</sub>	[1] -0.3	+4.6	V
V <sub>DDD(3V3)</sub>	digital supply voltage (3.3 V)	-V <sub>SS</sub>	[1] -0.3	+4.6	V
T <sub>j</sub>	junction temperature		-	150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
P	power dissipation			5	W

**Table 53. Limiting values ...continued**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>x</sub>	voltage on pin x	DIAG	[1] V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 12	V
		POWERUP	[1] V <sub>SS</sub> - 0.3	V <sub>DDA</sub> + 0.3	V
		ENABLE, GAIN, CSEL, ADSEL2/PLIM2, ADSEL2/PLIM1, SCL/SFOR, SDA/MS, DATA, WS, BCK, MCLK	[1] V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 5.5	V
		AVOL	[1] V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.6	V
V <sub>esd</sub>	electrostatic discharge voltage	according to the human body model			
		STAB1 and STAB2 with respect to other pins	-1750	+1750	V
		all other pins	-2	+2	kV
		according to the charge device model	-500	+500	V

[1] V<sub>SS</sub> = V<sub>SS1</sub> = V<sub>SS2</sub> = REFA = REFD

## 12. Thermal characteristics

**Table 54. Thermal Characteristics**

Symbol	Parameter	Condition	Min	Typ	Max	Unit	
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	No air flow, JEDEC board	[1][2]	-	-	42	K/W
		No air flow; typical 4L board in the NXP 4L reference application	[2]	-	-	36	K/W
		No air flow; typical 2L board in the NXP 2L reference application	[2]	-	-	42	K/W
R <sub>th(j-c)</sub>	thermal resistance from junction to case		[3]	5	-	-	K/W
R <sub>th(j-lead)</sub>	thermal resistance from junction to lead	Worst-case pin		5	-	-	K/W

[1] Measured in a JEDEC high K-factor test board (standard EIA/JESD 51-7).

[2] Measured in free air with natural convection.

[3] Strongly depends on where measurement is made on the case: worst-case value stated.

## 13. Characteristics

### 13.1 DC Characteristics

**Table 55. DC characteristics**

Unless specified otherwise,  $V_{DDA} = V_{DDP} = 12\text{ V}$ ,  $V_{SSP1} = V_{SSP2} = 0\text{ V}$ ,  $V_{DDA(3V3)} = V_{DDD(3V3)} = 3.3\text{ V}$ ,  $V_{SS1} = V_{SS2} = REFD = REFA = 0\text{ V}$ ,  $T_{amb} = 25\text{ °C}$ ,  $R_L = 8\text{ }\Omega$ ,  $f_i = 1\text{ kHz}$ ,  $f_s = 44.1\text{ kHz}$ ,  $f_{sw} = 400\text{ kHz}$ , 24-bit I<sup>2</sup>S input data, MCLK clock mode, typical application diagram (Figure 13).

Symbol	Parameter	Condition	Min	Typ	Max	Unit	
<b>Supply voltage</b>							
$V_{DDA}$	analog supply voltage		8	12	20	V	
$V_{DDP}$	power supply voltage		8	12	20	V	
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)		3.0	3.3	3.6	V	
$V_{DDD(3V3)}$	digital supply voltage (3.3 V)		3.0	3.3	3.6	V	
$I_P$	supply current	soft mute mode, with load, filter and snubbers connected	[1] -	38	45	mA	
		sleep mode	[1] -	160	270	$\mu\text{A}$	
$I_{DDA(3V3)}$	analog supply current (3.3 V)	operating mode					
		I <sup>2</sup> S slave mode	-	2	4	mA	
		I <sup>2</sup> S master mode	-	4	6	mA	
		sleep mode					
		$V_{DDA} = V_{DDP} = 12\text{ V}$	-	120	-	$\mu\text{A}$	
$V_{DDA} = V_{DDP} = 1\text{ V}$	-	40	70	$\mu\text{A}$			
$I_{DDD(3V3)}$	digital supply current (3.3 V)	operating mode					
		I <sup>2</sup> S slave mode	-	15	25	mA	
		I <sup>2</sup> S master mode	-	25	40	mA	
		sleep mode; DATA = WS = BCK = MLCK = 0 V	-	4	30	$\mu\text{A}$	
<b>Amplifier output pins; pins OUT1P, OUT1N, OUT2P and OUT2N</b>							
$ V_{O(\text{offset})} $	output offset voltage	soft mute mode	-	-	5	mV	
<b>Power-up pin</b>							
$V_{IH}$	HIGH-level input voltage	With respect to $V_{SS1}$	2.1	-	$V_{DDD(3V3)}$	V	
$V_{IL}$	LOW-level input voltage	With respect to $V_{SS1}$	-0.3	-	+0.8	V	
$I_I$	input current		-	0.1	20	$\mu\text{A}$	
<b>MCLK, BCK, WS, DATA pin</b>							
$V_{IH}$	HIGH-level input voltage	With respect to $V_{SS2}$	$0.7 \times V_{DDD(3V3)}$	-	-	V	
$V_{IL}$	LOW-level input voltage	With respect to $V_{SS2}$	-	-	$0.3 \times V_{DDD(3V3)}$	V	
$C_i$	input capacitance		-	-	3	pF	

**Table 55. DC characteristics ...continued**

Unless specified otherwise,  $V_{DDA} = V_{DDP} = 12\text{ V}$ ,  $V_{SSP1} = V_{SSP2} = 0\text{ V}$ ,  $V_{DDA(3V3)} = V_{DDD(3V3)} = 3.3\text{ V}$ ,  
 $V_{SS1} = V_{SS2} = REFD = REFA = 0\text{ V}$ ,  $T_{amb} = 25\text{ °C}$ ,  $R_L = 8\text{ }\Omega$ ,  $f_i = 1\text{ kHz}$ ,  $f_s = 44.1\text{ kHz}$ ,  $f_{sw} = 400\text{ kHz}$ , 24-bit I<sup>2</sup>S input data,  
MCLK clock mode, typical application diagram (Figure 13).

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{OH}$	HIGH-level output voltage	At $I_{OH} = -0.4\text{ mA}$	$V_{DDD(3V3)} - 0.4\text{ V}$	-	-	V
$V_{OL}$	LOW-level output voltage	At $I_{OL} = 4\text{ mA}$	-	-	400	mV
$C_L$	load capacitance		-	-	50	pF
<b>SDA/MS, SCL/SFOR pin</b>						
$V_{IH}$	HIGH-level input voltage	With respect to $V_{SS2}$	$0.7 \times V_{DDD(3V3)}$	-	5.5	V
$V_{IL}$	LOW-level input voltage	With respect to $V_{SS2}$	-0.3	-	$0.3 \times V_{DDD(3V3)}$	V
$V_{hys(i)}$	input hysteresis voltage	With respect to $V_{SS2}$	$0.1 \times V_{DDD(3V3)}$	-	-	V
$C_i$	input capacitance		-	-	2.5	pF
$V_{OL}$	LOW-level output voltage	At $I_{OL} = 3\text{ mA}$	-	-	400	mV
<b>ENABLE, GAIN, CSEL, ADSEL2/PLIM2, ASEL1/PLIM1 pin</b>						
$V_{IH}$	HIGH-level input voltage	With respect to $V_{SS2}$	$0.7 \times V_{DDD(3V3)}$	-	-	V
$V_{IL}$	LOW-level input voltage	With respect to $V_{SS2}$		-	$0.3 \times V_{DDD(3V3)}$	V
$V_{hys(i)}$	input hysteresis voltage	With respect to $V_{SS2}$	$0.1 \times V_{DDD(3V3)}$	-	-	V
$I_I$	input current		-	50	93	$\mu\text{A}$
<b>Regulators</b>						
$V_o$	output voltage	STAB1 – $V_{SS1}$	10	11	12	V
		STAB2 – $V_{SS1}$	10	11	12	V
		STABA – REFA	1.65	1.8	1.95	V
		STABD – REFD	1.65	1.8	1.95	V
<b>CDELAY pin</b>						
$V_{CDELAY}$	voltage on pin CDELAY	Relative to positive analog power supply	-	$V_{DDA} - 1$	-	V
<b>Crystal pins</b>						
$V_{o(xtal)(p-p)}$	peak-to-peak crystal oscillator output voltage	With respect to $V_{SS2}$	-	1.8	-	V
<b>AVOL pin</b>						
$V_i$	input voltage	Mute level, with respect to $V_{SS2}$	0.77	0.8	0.83	V
		0 dB level with respect to $V_{SS2}$	2.74	2.8	2.86	V
$I_I$	input current		-	-	1	$\mu\text{A}$

**Table 55. DC characteristics ...continued**

Unless specified otherwise,  $V_{DDA} = V_{DDP} = 12\text{ V}$ ,  $V_{SSP1} = V_{SSP2} = 0\text{ V}$ ,  $V_{DDA(3V3)} = V_{DDD(3V3)} = 3.3\text{ V}$ ,  $V_{SS1} = V_{SS2} = REFD = REFA = 0\text{ V}$ ,  $T_{amb} = 25\text{ °C}$ ,  $R_L = 8\text{ }\Omega$ ,  $f_i = 1\text{ kHz}$ ,  $f_s = 44.1\text{ kHz}$ ,  $f_{sw} = 400\text{ kHz}$ , 24-bit I<sup>2</sup>S input data, MCLK clock mode, typical application diagram (Figure 13).

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Thermal Foldback (TF)</b>						
$T_{act(th\_fold)}$	thermal foldback activation temperature		[2] 118	125	132	°C
<b>OverTemperature Protection (OTP)</b>						
$T_{act(th\_prot)}$	thermal protection activation temperature		-	-	160	°C
<b>OverVoltage Protection (OVP)</b>						
$V_{P(ovp)}$	overvoltage protection supply voltage		20	22.3	24	V
<b>UnderVoltage Protections (UVP)</b>						
$V_{P(uvp)}$	undervoltage protection supply voltage	UVP on $V_{DDA}$	7	7.5	8	V
		UVP on $V_{DDA(3V3)}$	1.6	2.2	3.0	V
<b>OverCurrent Protection (OCP)</b>						
$I_{O(ocp)}$	overcurrent protection output current		[3] 3.0	3.3	3.6	A
<b>Window Protection (WP)</b>						
$V_o$	output voltage	high level	-	$V_{DDA} - 1$	-	V
		low level	-	$REFA + 1$	-	V
<b>OverFrequency Protection (OFP)</b>						
$f_{OFP}$	Overfrequency protection frequency	At PLL output frequency	[4] 100	140	185	MHz
<b>UnderFrequency Protection (UFP)</b>						
$f_{UFP}$	Underfrequency protection frequency	At PLL output frequency	[4] 30	45	60	MHz

- [1]  $I_P$  is the current through the analog supply voltage ( $V_{DDA}$ ) pin added to the current through the power supply voltage ( $V_{DDP}$ ) pin.
- [2] Thermal foldback temperature sensor is not located at hottest spot. Hottest spot is 12 °C higher.
- [3] Current limiting concept: in overcurrent condition no interruption of the audio signal in case of impedance drop.
- [4] PLL output frequency not external available.

13.2 AC characteristics

Table 56. AC characteristics

Unless specified otherwise,  $V_{DDA} = V_{DDP} = 12\text{ V}$ ,  $V_{DDA(3V3)} = V_{DDD(3V3)} = 3.3\text{ V}$ ,  $T_{amb} = 25\text{ °C}$ ,  $R_s < 0.1\text{ }\Omega$ <sup>[1]</sup>,  $R_L = 8\text{ }\Omega$ ,  $f_i = 1\text{ kHz}$ ,  $f_s = 44.1\text{ kHz}$ ,  $f_{sw} = 400\text{ kHz}$ , 24-bit I<sup>2</sup>S input data, MCLK clock mode, typical application diagram (Figure 13).

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit	
<b>Output power per channel</b>							
$P_{O(RMS)}$	RMS output power	Continuous time output power per channel; THD = 1 %, $R_L = 6\text{ }\Omega$					
		$V_{DDA} = V_{DDP} = 12\text{ V}$	-	7.9	-	W	
		$V_{DDA} = V_{DDP} = 15\text{ V}$	-	12	-	W	
		Continuous time output power per channel; THD = 10 %, $R_L = 6\text{ }\Omega$					
		$V_{DDA} = V_{DDP} = 12\text{ V}$	-	9.7	-	W	
		Short time ( $\leq 10\text{ s}$ ) output power per channel; THD = 10 %, $R_L = 6\text{ }\Omega$					
		$V_{DDA} = V_{DDP} = 15\text{ V}$	-	15	-	W	
		Continuous time output power per channel; THD = 1 %, $R_L = 8\text{ }\Omega$					
		$V_{DDA} = V_{DDP} = 12\text{ V}$	-	6.6	-	W	
		$V_{DDA} = V_{DDP} = 15\text{ V}$	-	10	-	W	
		Continuous time output power per channel; THD = 10 %, $R_L = 8\text{ }\Omega$					
		$V_{DDA} = V_{DDP} = 12\text{ V}$	-	8.3	-	W	
$V_{DDA} = V_{DDP} = 13.5\text{ V}$	-	10	-	W			
$V_{DDA} = V_{DDP} = 15\text{ V}$	-	12	-	W			
Short time ( $\leq 10\text{ s}$ ) output power per channel; THD = 10 %, $R_L = 8\text{ }\Omega$							
$V_{DDA} = V_{DDP} = 17\text{ V}$	-	15	-	W			
<b>Performance</b>							
THD+N	total harmonic distortion-plus-noise	$P_O = 1\text{ W}$ ; AES17 brick wall filter	-	0.07	0.1	%	
S/N	signal-to-noise ratio	$V_O = 10\text{ V}$ ; A-weighted	-	103	-	dB	
$V_{n(o)}$	output noise voltage	MCLK clock jitter < 200 ps; AES17 brick-wall filter					
		operating mode	-	70	-	$\mu\text{V}$	
		soft mute mode	-	70	-	$\mu\text{V}$	
	hard mute mode	-	30	-	$\mu\text{V}$		
$\alpha_{cs}$	channel separation	$P_{O(RMS)} = 1\text{ W}$ ; aggressor channel: $f_i = 1\text{ kHz}$	50	54	-	dB	
SVRR	supply voltage ripple rejection	$V_{ripple} = 2\text{ V}_{pp}$ ; $f_{ripple} = 100\text{ Hz}$	55	60	-	dB	
$\eta_{po}$	output power efficiency	$R_L = 8\text{ }\Omega$ ; $P_{O(RMS)} = 8.3\text{ W}$	[2]	88	-	%	
		$R_L = 6\text{ }\Omega$ ; $P_{O(RMS)} = 9.7\text{ W}$	[2]	83	-	%	
<b>Power-up times and delay times</b>							
$t_{d(on)}$	turn-on delay time		-	-	155	ms	

**Table 56. AC characteristics ...continued**

Unless specified otherwise,  $V_{DDA} = V_{DDP} = 12\text{ V}$ ,  $V_{DDA(3V3)} = V_{DDD(3V3)} = 3.3\text{ V}$ ,  $T_{amb} = 25\text{ °C}$ ,  $R_s < 0.1\ \Omega$ <sup>[1]</sup>,  $R_L = 8\ \Omega$ ,  $f_i = 1\text{ kHz}$ ,  $f_s = 44.1\text{ kHz}$ ,  $f_{sw} = 400\text{ kHz}$ , 24-bit I<sup>2</sup>S input data, MCLK clock mode, typical application diagram (Figure 13).

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
t <sub>PD</sub>	propagation delay	f <sub>s</sub> =				
		8 kHz	-	3.6	-	ms
		11.025 kHz	-	2.58	-	ms
		12 kHz	-	2.39	-	ms
		16 kHz	-	1.78	-	ms
		22.05 kHz	-	1.3	-	ms
		24 kHz	-	1.18	-	ms
		32 kHz	-	892	-	μs
		44.1 kHz	-	664	-	μs
		48 kHz	-	600	-	μs
		64 kHz	-	458	-	μs
		88.2 kHz	-	320	-	μs
		96 kHz	-	306	-	μs
		128 kHz	-	67.2	-	μs
176.4 kHz	-	48	-	μs		
192 kHz	-	40.8	-	μs		

**PWM output**

t <sub>r</sub>	rise time	I <sub>O</sub> = 0 A	-	10	-	ns
t <sub>f</sub>	fall time	I <sub>O</sub> = 0 A	-	10	-	ns
t <sub>w(min)</sub>	minimum pulse width	I <sub>O</sub> = 0 A	-	40	-	ns
R <sub>DSon</sub>	drain-source on-state resistance	per output MOSFET, for low and high side	-	0.28	0.35	Ω
δ <sub>max</sub>	maximum duty factor		-	-	0.96	-

[1] R<sub>s</sub> is the series resistance of inductor of low-pass LC filter in the application.

[2] Output power measured across the loudspeaker load. This is based on indirect measurement of R<sub>DSon</sub>.

### 13.3 Timing

**Table 57. Characteristics I<sup>2</sup>C bus interface; see Figure 10**

$V_{DDD(3V3)} = V_{DDA(3V3)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA} = V_{DDP} = 8\text{ V to }20\text{ V}$ ;  $T_{amb} = -20\text{ °C to }+85\text{ °C}$ ; all voltages referenced to ground; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>SCL</sub>	SCL clock frequency		-	-	400	kHz
t <sub>LOW</sub>	LOW period of the SCL clock		1.3	-	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		0.6	-	-	μs
t <sub>r</sub>	rise time	SDA and SCL signals	<sup>[1]</sup> 20 + 0.1 C <sub>b</sub>	-	-	ns
t <sub>f</sub>	fall time	SDA and SCL signals	<sup>[1]</sup> 20 + 0.1 C <sub>b</sub>	-	-	ns
t <sub>HD;STA</sub>	hold time (repeated) START condition		<sup>[2]</sup> 0.6	-	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition		0.6	-	-	μs




**Table 57. Characteristics I<sup>2</sup>C bus interface; see Figure 10 ...continued**

$V_{DD(3V3)} = V_{DDA(3V3)} = 2.7\text{ V to }3.6\text{ V}$ ;  $V_{DDA} = V_{DDP} = 8\text{ V to }20\text{ V}$ ;  $T_{amb} = -20\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; all voltages referenced to ground; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{SU;STO}$	set-up time for STOP condition		0.6	-	-	$\mu\text{s}$
$t_{BUF}$	bus free time between a STOP and START condition		1.3	-	-	$\mu\text{s}$
$t_{SU;DAT}$	data set-up time		100	-	-	ns
$t_{HD;DAT}$	data hold time		0	-	-	$\mu\text{s}$
$t_{SP}$	pulse width of spikes that must be suppressed by the input filter	[3]	0	-	50	ns
$C_b$	capacitive load for each bus line		-	-	400	pF

- [1]  $C_b$  is the total capacitance of one bus line in pF. The maximum capacitive load for each bus line is 400 pF.
- [2] After this period, the first clock pulse is generated.
- [3] To be suppressed by the input filter.



## 14. Application information

### 14.1 Output power estimation

The output power just before clipping can be estimated using [Equation 10](#):

$$P_{O(0.5\%)} = \frac{\left( \left( \frac{R_L}{R_L + 2 \cdot (R_{DSon} + R_S)} \right) \cdot \delta_{max} \cdot V_P \right)^2}{2 \cdot R_L} \quad (10)$$

Where:

$V_P$  = supply voltage (V) ( $V_{DDP} - V_{SSP}$ ).

$R_L$  = load impedance ( $\Omega$ ).

$R_{DSon}$  = 'On' resistance power switch ( $\Omega$ ).


$R_S$  = Series resistance output inductor ( $\Omega$ ).

$\delta_{max}$  = Maximum duty factor (0.96).

The output power at 10 % THD can be estimated using [Equation 11](#):

$$P_O(10\%) = 1.25 \cdot P_O(0.5\%) \tag{11}$$

[Figure 11](#) and [Figure 12](#) show the estimated output power at THD = 0.5 % and THD = 10 % as a function of BTL supply voltage for different load impedances.



### 14.2 Output current limiting

The peak output current is internally limited above a level of 3 A minimum. During normal operation the output current should not exceed this threshold level of 3 A otherwise the output signal will be distorted. The peak output current in BTL can be estimated using [Equation 12](#):

$$I_{O(max)} \leq \frac{V_P}{R_L + 2 \cdot \langle R_{DSon} + R_S \rangle} \tag{12}$$

Where:

$V_P$ = supply voltage (V) ( $V_{DDP} - V_{SSP}$ )

$R_L$ = load impedance ( $\Omega$ )

$R_{DSon}$ = 'On' resistance power switch ( $\Omega$ )

$R_S$ = series resistance output inductor ( $\Omega$ )

**Remark:** A 4.8  $\Omega$  speaker (6  $\Omega$  speaker with 20 % spread) in BTL configuration can be used up to a supply voltage of 17 V without running into current limiting. Current limiting (clipping) will avoid audio holes, but it causes a distortion comparable to voltage clipping.

### 14.3 Speaker configuration and impedance


For a flat-frequency response (second-order Butterworth filter) it is necessary to change the low pass filter components  $L_{LC}$  and  $C_{LC}$  according to the speaker configuration and impedance.

**Table 58. Filter component values**

Impedance ( $\Omega$ )	$L_{LC}$ ( $\mu\text{H}$ )	$C_{LC}$ (nF)
6	15	680
8	18	560
16	47	330

### 14.4 Typical application schematics


14.4.1 I<sup>2</sup>S slave mode and Legacy control mode



010aaa476

Fig 13. Simplified application diagram for I<sup>2</sup>S slave mode and Legacy control mode


14.4.2 I<sup>2</sup>S slave mode and I<sup>2</sup>C control mode



010aaa477

Fig 14. Simplified application diagram for I<sup>2</sup>S slave mode and I<sup>2</sup>C control mode


14.4.3 I<sup>2</sup>S master mode and Legacy control mode



010aaa478

Fig 15. Simplified application diagram for I<sup>2</sup>S master mode and Legacy control mode

14.4.4 I<sup>2</sup>S master mode and I<sup>2</sup>C control mode



010aaa479

Fig 16. Simplified application diagram for I<sup>2</sup>S master mode and I<sup>2</sup>C control mode

14.5 Curves measured in typical application









Fig 17. Total harmonic distortion-plus-noise as a function of output power






a.  $V_P = 12\text{ V}; R_L = 2 \times 6\ \Omega; P_O = 1\text{ W}$




b.  $V_P = 12\text{ V}; R_L = 2 \times 8\ \Omega; P_O = 1\text{ W}$

**Fig 18. Total harmonic distortion-plus-noise as a function of frequency**




$V_P = 12\text{ V}; P_O = 1\text{ W}$   
 (1)  $R_L = 6\ \Omega\ 15\ \mu\text{H} / 680\ \mu\text{F}$   
 (2)  $R_L = 8\ \Omega\ 15\ \mu\text{H} / 680\ \mu\text{F}$

**Fig 19. Gain as a function of frequency**




$V_P = 12\text{ V}; R_L = 8\ \Omega; f_i = 1\text{ kHz}$   
 (1) 0 dB  
 (2) 24 dB gain boost

**Fig 20. Gain as a function of AVOL**




$V_P = 12\text{ V}$ ;  $V_{\text{ripple}} = 500\text{ mV (RMS)}$  reference to ground;  
No input signal  
(1)  $R_L = 8\ \Omega$   
(2)  $R_L = 6\ \Omega$

Fig 21. SVRR as a function of frequency




$V_P = 15\text{ V}$ ; 20 kHz AES17 filter  
(1)  $R_L = 2 \times 8\ \Omega$   
(2)  $R_L = 2 \times 6\ \Omega$

Fig 22. S/N ratio as a function of output power




a.  $V_P = 15\text{ V}$ ;  $R_L = 2 \times 6\ \Omega$  BTL;  $f_i = 1\text{ kHz}$   
(1)  $T_{\text{act(th\_fold)}} = 125\text{ }^\circ\text{C}$   
(2)  $T_{\text{act(th\_fold)}} = 105\text{ }^\circ\text{C}$   
(3)  $T_{\text{act(th\_fold)}} = 90\text{ }^\circ\text{C}$




b.  $V_P = 20\text{ V}$ ;  $R_L = 2 \times 8\ \Omega$  BTL;  $f_i = 1\text{ kHz}$


Fig 23. Output power as a function of time




- (1) Power limiter = 0 dB
  - (2) Power limiter = -1.5 dB
  - (3) Power limiter = -3 dB
  - (4) Power limiter = -4.5 dB
- a.  $V_P = 12\text{ V}$ ;  $R_L = 2 \times 6\ \Omega$ ;  $f_i = 1\text{ kHz}$ ; THD = 1 %



- (1) Power limiter = 0 dB
  - (2) Power limiter = -1.5 dB
  - (3) Power limiter = -3 dB
  - (4) Power limiter = -4.5 dB
- b.  $V_P = 12\text{ V}$ ;  $R_L = 2 \times 6\ \Omega$ ;  $f_i = 1\text{ kHz}$ ; THD = 10 %




- (1) Power limiter = 0 dB
  - (2) Power limiter = -1.5 dB
  - (3) Power limiter = -3 dB
  - (4) Power limiter = -4.5 dB
- c.  $V_P = 15\text{ V}$ ;  $R_L = 2 \times 8\ \Omega$ ;  $f_i = 1\text{ kHz}$ ; THD = 1 %




- (1) Power limiter = 0 dB
  - (2) Power limiter = -1.5 dB
  - (3) Power limiter = -3 dB
  - (4) Power limiter = -4.5 dB
- d.  $V_P = 15\text{ V}$ ;  $R_L = 2 \times 8\ \Omega$ ;  $f_i = 1\text{ kHz}$ ; THD = 10 %

Fig 24. Output power as a function of supply voltage




$V_P = 12\text{ V}; f_i = 1\text{ kHz};$  Power dissipation in junction only  
 (1)  $R_L = 2 \times 6\ \Omega$   
 (2)  $R_L = 2 \times 8\ \Omega$

**Fig 25. Power dissipation as a function of output power**



$V_P = 12\text{ V}; f_i = 1\text{ kHz}; \eta_{PO} = (2 \times P_O) / (2 \times P_O + P_d)$   
 (1)  $R_L = 2 \times 6\ \Omega$   
 (2)  $R_L = 2 \times 8\ \Omega$

**Fig 26. Efficiency as a function of output power**



$V_P = 12\text{ V}; P_O = 1\text{ W}$   
 (1)  $R_L = 2 \times 6\ \Omega$   
 (2)  $R_L = 2 \times 8\ \Omega$

**Fig 27. Channel separation as a function of frequency**

### 15. Package outline

HVQFN48: plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 x 7 x 0.85 mm

SOT619-8




Fig 28. Package outline SOT619-8 (HVQFN48)

## 16. Handling information

---

It is advisable to abide by the normal precautions appropriate to handling MOS devices.

## 17. Revision history

**Table 59. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
TFA9812_2	20090122	Preliminary data sheet	-	TFA9812_1
Modifications:	• <a href="#">Table 55 "DC characteristics"</a> V <sub>IH</sub> maximum value updated.			
TFA9812_1	2008/10/30	Preliminary data sheet	-	-

## 18. Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 18.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 19. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)



20. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	8.7.10	Overfrequency protection . . . . .	25
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>	8.7.11	Invalid BCK protection . . . . .	26
2.1	General features . . . . .	1	8.7.12	DC blocking . . . . .	26
2.2	DSP features . . . . .	2	8.7.13	Overview protections . . . . .	26
2.3	Audio data input interface format support . . . . .	2	<b>9</b>	<b>I<sup>2</sup>C bus interface and register settings</b> . . . . .	<b>27</b>
<b>3</b>	<b>Applications</b> . . . . .	<b>2</b>	9.1	I <sup>2</sup> C bus interface . . . . .	27
<b>4</b>	<b>Quick reference data</b> . . . . .	<b>3</b>	9.2	I <sup>2</sup> C bus TFA9812 device addresses . . . . .	27
<b>5</b>	<b>Ordering information</b> . . . . .	<b>4</b>	9.3	I <sup>2</sup> C write cycle description . . . . .	28
<b>6</b>	<b>Block diagram</b> . . . . .	<b>5</b>	9.4	I <sup>2</sup> C read cycle description . . . . .	28
<b>7</b>	<b>Pinning information</b> . . . . .	<b>6</b>	9.5	Top-level register map . . . . .	29
7.1	Pinning . . . . .	6	9.5.1	Interpolator settings and soft mute . . . . .	31
<b>8</b>	<b>Functional description</b> . . . . .	<b>8</b>	9.5.2	Volume control . . . . .	31
8.1	General . . . . .	8	9.5.3	Digital input format . . . . .	32
8.2	Functional modes . . . . .	9	9.5.4	Equalizer configuration . . . . .	32
8.2.1	Control modes . . . . .	9	9.5.5	Equalizer settings . . . . .	33
8.2.2	Key operating modes . . . . .	9	9.5.6	PWM signal control . . . . .	35
8.2.3	I <sup>2</sup> S master/slave modes and MCLK/BCK clock modes . . . . .	10	9.5.7	Digital-in clock configuration . . . . .	36
8.3	Power-up/power-down . . . . .	13	9.5.8	Thermal foldback control . . . . .	36
8.3.1	Power-up . . . . .	13	9.5.9	TFA9812 temperature . . . . .	37
8.3.2	Power-down . . . . .	14	9.5.10	Miscellaneous status . . . . .	37
8.4	Digital audio data input . . . . .	14	9.6	Overview of functional control in each control mode . . . . .	38
8.4.1	Digital audio data format support . . . . .	14	<b>10</b>	<b>Internal circuitry</b> . . . . .	<b>39</b>
8.4.2	Digital audio data format control . . . . .	16	<b>11</b>	<b>Limiting values</b> . . . . .	<b>42</b>
8.5	Digital signal-processing features . . . . .	16	<b>12</b>	<b>Thermal characteristics</b> . . . . .	<b>43</b>
8.5.1	Equalizer . . . . .	16	<b>13</b>	<b>Characteristics</b> . . . . .	<b>44</b>
8.5.1.1	Equalizer options . . . . .	16	13.1	DC Characteristics . . . . .	44
8.5.1.2	Equalizer band function . . . . .	16	13.2	AC characteristics . . . . .	47
8.5.1.3	Equalizer band control . . . . .	18	13.3	Timing . . . . .	48
8.5.2	Digital volume control . . . . .	20	<b>14</b>	<b>Application information</b> . . . . .	<b>49</b>
8.5.3	Soft mute and mute . . . . .	21	14.1	Output power estimation . . . . .	49
8.5.4	Output signal and word-select polarity control . . . . .	21	14.2	Output current limiting . . . . .	50
8.5.5	Gain boost and clip level control . . . . .	21	14.3	Speaker configuration and impedance . . . . .	51
8.5.6	Output power limiter . . . . .	22	14.4	Typical application schematics . . . . .	51
8.5.7	PWM control for performance improvement . . . . .	22	14.4.1	I <sup>2</sup> S slave mode and Legacy control mode . . . . .	52
8.6	Class-D amplification . . . . .	23	14.4.2	I <sup>2</sup> S slave mode and I <sup>2</sup> C control mode . . . . .	53
8.7	Protection mechanisms . . . . .	23	14.4.3	I <sup>2</sup> S master mode and Legacy control mode . . . . .	54
8.7.1	Thermal foldback . . . . .	24	14.4.4	I <sup>2</sup> S master mode and I <sup>2</sup> C control mode . . . . .	55
8.7.2	Overtemperature protection . . . . .	24	14.5	Curves measured in typical application . . . . .	56
8.7.3	Overcurrent protection . . . . .	24	<b>15</b>	<b>Package outline</b> . . . . .	<b>61</b>
8.7.4	Overvoltage protection . . . . .	24	<b>16</b>	<b>Handling information</b> . . . . .	<b>62</b>
8.7.5	Undervoltage protections . . . . .	24	<b>17</b>	<b>Revision history</b> . . . . .	<b>63</b>
8.7.6	Overdissipation protection . . . . .	25	<b>18</b>	<b>Legal information</b> . . . . .	<b>64</b>
8.7.7	Window protection . . . . .	25	18.1	Data sheet status . . . . .	64
8.7.8	Lock protection . . . . .	25	18.2	Definitions . . . . .	64
8.7.9	Underfrequency protection . . . . .	25	18.3	Disclaimers . . . . .	64

continued >>

18.4	Trademarks .....	64
19	Contact information .....	64
20	Contents .....	65



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 22 January 2009

Document identifier: TFA9812\_2

## Free Manuals Download Website

<http://myh66.com>

<http://usermanuals.us>

<http://www.somanuals.com>

<http://www.4manuals.cc>

<http://www.manual-lib.com>

<http://www.404manual.com>

<http://www.luxmanual.com>

<http://aubethermostatmanual.com>

Golf course search by state

<http://golfingnear.com>

Email search by domain

<http://emailbydomain.com>

Auto manuals search

<http://auto.somanuals.com>

TV manuals search

<http://tv.somanuals.com>