

## 1-Mbit (128K x 8) Static RAM

### Features

- Pin- and function-compatible with CY7C1018CV33
- High speed
  - $t_{AA} = 10$  ns
- Low Active Power
  - $I_{CC} = 60$  mA @ 10 ns
  - $I_{SB2} = 3$  mA
- 2.0V Data retention
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Center power/ground pinout
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- Available in Pb-free 32-pin 300-Mil wide Molded SOJ

### Functional Description<sup>[1]</sup>

The CY7C1018DV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable ( $\overline{OE}$ ), and tri-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified by the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1018DV33 is available in Pb-free 32-pin 300-Mil wide Molded SOJ.

### Logic Block Diagram



### Pin Configuration

SOJ Top View	
$A_0$	1
$A_1$	2
$A_2$	3
$A_3$	4
$\overline{CE}$	5
$I/O_0$	6
$I/O_1$	7
$V_{CC}$	8
$V_{SS}$	9
$I/O_2$	10
$I/O_3$	11
$WE$	12
$A_4$	13
$A_5$	14
$A_6$	15
$A_7$	16
$A_{16}$	32
$A_{15}$	31
$A_{14}$	30
$A_{13}$	29
$\overline{OE}$	28
$I/O_7$	27
$I/O_6$	26
$V_{CC}$	25
$I/O_5$	24
$I/O_4$	23
$A_{12}$	22
$A_{11}$	21
$A_{10}$	20
$A_9$	19
$A_8$	18
$A_7$	17

### Note

- For guidelines on SRAM system designs, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at [www.cypress.com](http://www.cypress.com).

## Selection Guide

	<b>-10 (Industrial)</b>	Unit
Maximum Access Time	10	ns
Maximum Operating Current	60	mA
Maximum Standby Current	3	mA

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Ambient Temperature with Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[2]</sup> ...  $-0.3\text{V}$  to  $+4.6\text{V}$   
 DC Voltage Applied to Outputs<sup>[2]</sup> in High-Z State .....  $-0.3\text{V}$  to  $V_{\text{CC}} + 0.3\text{V}$

DC Input Voltage<sup>[2]</sup> .....  $-0.3\text{V}$  to  $V_{\text{CC}} + 0.3\text{V}$   
 Current into Outputs (LOW) ..... 20 mA  
 Static Discharge Voltage ..... > 2001V (per MIL-STD-883, Method 3015)  
 Latch-up Current ..... > 200 mA

## Operating Range

Range	Ambient Temperature	$V_{\text{CC}}$	Speed
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	$3.3\text{V} \pm 0.3\text{V}$	10 ns

## DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	<b>-10 (Industrial)</b>		Unit
			Min.	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OH}} = -4.0\text{ mA}$	2.4		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OL}} = 8.0\text{ mA}$		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage		2.0	$V_{\text{CC}} + 0.3$	V
$V_{\text{IL}}$	Input LOW Voltage <sup>[2]</sup>		-0.3	0.8	V
$I_{\text{IX}}$	Input Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$ , Output Disabled	-1	+1	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}$ , $I_{\text{OUT}} = 0\text{ mA}$ , $f = f_{\text{MAX}} = 1/f_{\text{RC}}$	100MHz	60	mA
			83MHz	55	mA
			66MHz	45	mA
			40MHz	30	mA
$I_{\text{SB1}}$	Automatic CE Power-down Current—TTL Inputs	Max. $V_{\text{CC}}$ , $\overline{\text{CE}} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$ , $f = f_{\text{MAX}}$		10	mA
$I_{\text{SB2}}$	Automatic CE Power-down Current—CMOS Inputs	Max. $V_{\text{CC}}$ , $\overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$ , or $V_{\text{IN}} \leq 0.3\text{V}$ , $f = 0$		3	mA

### Note




2.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  and  $V_{\text{IH}}$  (max.) =  $V_{\text{CC}} + 1\text{V}$  for pulse durations of less than 5 ns.

**Capacitance<sup>[3]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ , $V_{CC} = 3.3\text{V}$	8	pF
$C_{OUT}$	Output Capacitance		8	pF

**Thermal Resistance<sup>[3]</sup>**

Parameter	Description	Test Conditions	400-Mil Wide SOJ	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit board	57.61	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		40.53	°C/W

**AC Test Loads and Waveforms<sup>[4]</sup>**

**Notes**

3. Tested initially and after any design or process changes that may affect these parameters.
4. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).

**AC Switching Characteristics Over the Operating Range [5]**


Parameter	Description	-10 (Industrial)		Unit
		Min.	Max.	
<b>Read Cycle</b>				
$t_{\text{power}}^{[6]}$	$V_{\text{CC}}$ (typical) to the first access	100		$\mu\text{s}$
$t_{\text{RC}}$	Read Cycle Time	10		ns
$t_{\text{AA}}$	Address to Data Valid		10	ns
$t_{\text{OHA}}$	Data Hold from Address Change	3		ns
$t_{\text{ACE}}$	$\overline{\text{CE}}$ LOW to Data Valid		10	ns
$t_{\text{DOE}}$	$\overline{\text{OE}}$ LOW to Data Valid		5	ns
$t_{\text{LZOE}}$	$\overline{\text{OE}}$ LOW to Low-Z	0		ns
$t_{\text{HZOE}}$	$\overline{\text{OE}}$ HIGH to High-Z <sup>[7, 8]</sup>		5	ns
$t_{\text{LZCE}}$	$\overline{\text{CE}}$ LOW to Low-Z <sup>[8]</sup>	3		ns
$t_{\text{HZCE}}$	$\overline{\text{CE}}$ HIGH to High-Z <sup>[7, 8]</sup>		5	ns
$t_{\text{PU}}^{[9]}$	$\overline{\text{CE}}$ LOW to Power-up	0		ns
$t_{\text{PD}}^{[9]}$	$\overline{\text{CE}}$ HIGH to Power-down		10	ns
<b>Write Cycle</b> <sup>[10, 11]</sup>				
$t_{\text{WC}}$	Write Cycle Time	10		ns
$t_{\text{SCE}}$	$\overline{\text{CE}}$ LOW to Write End	8		ns
$t_{\text{AW}}$	Address Set-up to Write End	8		ns
$t_{\text{HA}}$	Address Hold from Write End	0		ns
$t_{\text{SA}}$	Address Set-up to Write Start	0		ns
$t_{\text{PWE}}$	$\overline{\text{WE}}$ Pulse Width	7		ns
$t_{\text{SD}}$	Data Set-up to Write End	5		ns
$t_{\text{HD}}$	Data Hold from Write End	0		ns
$t_{\text{LZWE}}$	$\overline{\text{WE}}$ HIGH to Low-Z <sup>[8]</sup>	3		ns
$t_{\text{HZWE}}$	$\overline{\text{WE}}$ LOW to High-Z <sup>[7, 8]</sup>		5	ns



**Notes**

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
6.  $t_{\text{POWER}}$  gives the minimum amount of time that the power supply should be at typical  $V_{\text{CC}}$  values until the first memory access can be performed.
7.  $t_{\text{LZOE}}$ ,  $t_{\text{LZCE}}$ , and  $t_{\text{HZWE}}$  are specified with a load capacitance of 5 pF as in (c) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
8. At any given temperature and voltage condition,  $t_{\text{LZCE}}$  is less than  $t_{\text{LZCE}}$ ,  $t_{\text{LZOE}}$  is less than  $t_{\text{LZOE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{LZWE}}$  for any given device.
9. This parameter is guaranteed by design and is not tested.
10. The internal Write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW.  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
11. The minimum Write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

**Data Retention Characteristics** (Over the Operating Range)

Parameter	Description	Conditions	Min.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2		V
$I_{CCDR}$	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$ , $\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		3	mA
$t_{CDR}$ <sup>[3]</sup>	Chip Deselect to Data Retention Time		0		ns
$t_R$ <sup>[12]</sup>	Operation Recovery Time		$t_{RC}$		ns


**Data Retention Waveform**

**Switching Waveforms**

 Read Cycle No. 1 (Address Transition Controlled)<sup>[13, 14]</sup>

 Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[14, 15]</sup>

**Notes**


12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(\min.)} \geq 50\ \mu s$  or stable at  $V_{CC(\min.)} \geq 50\ \mu s$ .
13. Device is continuously selected.  $\overline{OE}, \overline{CE} = V_{IL}$ .
14. WE is HIGH for Read cycle.
15. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

### Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)<sup>[16, 17]</sup>



Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  HIGH During Write)<sup>[16, 17]</sup>




#### Notes

16. Data I/O is high impedance if  $\overline{\text{OE}} = V_{IH}$ .
17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.
18. During this period the I/Os are in the output state and input signals should not be applied.

## Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[11, 17]</sup>



## Truth Table

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\text{I/O}_0\text{-}\text{I/O}_7$	Mode	Power
H	X	X	High-Z	Power-down	Standby ( $I_{SB}$ )
L	L	H	Data Out	Read	Active ( $I_{CC}$ )
L	X	L	Data In	Write	Active ( $I_{CC}$ )
L	H	H	High-Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )


## Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1018DV33-10VXI	51-85041	32-pin (300-Mil) Molded SOJ (Pb-free)	Industrial

Please contact your local Cypress sales representative for availability of these parts.

## Package Diagram

Figure 1. 32-pin (300-Mil) Molded SOJ (51-85041)



All product and company names mentioned in this document are the trademarks of their respective holders.

## Document History Page

**Document Title:** CY7C1018DV33, 1-Mbit (128K x 8) Static RAM  
**Document Number:** 38-05465

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	238471	See ECN	RKF	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in the Ordering Information
*B	262950	See ECN	RKF	Added Data Retention Characteristics table Added $T_{power}$ Spec in Switching Characteristics table Shaded Ordering Information
*C	307598	See ECN	RKF	Reduced Speed bins to -8 and -10 ns
*D	520647	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 8 ns speed bin Added $I_{CC}$ values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from $V_{CC}+2V$ to $V_{CC}+1V$ in footnote #2

Free Manuals Download Website

<http://myh66.com>

<http://usermanuals.us>

<http://www.somanuals.com>

<http://www.4manuals.cc>

<http://www.manual-lib.com>

<http://www.404manual.com>

<http://www.luxmanual.com>

<http://aubethermostatmanual.com>

Golf course search by state

<http://golfingnear.com>

Email search by domain

<http://emailbydomain.com>

Auto manuals search

<http://auto.somanuals.com>

TV manuals search

<http://tv.somanuals.com>